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Abstract
Trends in the medical industry have created a growing demand for implantable medical
devices. In particular, the need to provide medical professionals a means to continuously
monitor bio-markers over long time scales with increased precision is paramount to efficient
healthcare. To make medical implants more attractive, there is a need to reduce their size
and power consumption. Small medical implants would allow for less invasive procedures
and greater comfort for patients. The two primary limitations to the size of small medical
implants are the batteries that provide energy to circuit and sensor components, and the
antennas that enable wireless communication to terminals outside of the body.
In this work we present energy management and low-power techniques to help solve the
engineering challenges posed by using ultracapacitors for energy storage. A major problem
with using any capacitor as an energy source is the fact that its voltage drops rapidly with
decreasing charge. This leaves the circuit to cope with a large supply variation and can lead
to energy being left on the capacitor when its voltage gets too low to supply a sufficient supply
voltage for operation. Rather than use a single ultracapacitor, we demonstrate higher energy
utilization by splitting a single capacitor into an array of capacitors that are progressively
reconfigured as energy is drawn out. An energy management IC fabricated in 180-nm CMOS
implements a stacking procedure that allows for more than 98% of the initial energy stored in
the ultracapacitors to be removed before the output voltage drops unsuitably low for circuit
operation.
The second part of this work develops techniques for wide-input-range energy manage-
ment. The first chip implementing stacking suffered an efficiency penalty by using a switched-
capacitor voltage regulator with only a single conversion ratio. In a second implementation,
we introduce a better solution that preserves efficiency performance by using a multiple
conversion ratio switched-capacitor voltage regulator. At any given input voltage from an
ultracapcitor array, the switched-capacitor voltage regulator is configured to maximize effi-
ciency. Fabricated in a 180-nm CMOS process, the chip achieves a peak efficiency of 90%
and the efficiency does not fall below 70% for input voltages between 1.25 and 3 V.
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Chapter 1
Introduction and Background
Healthcare is important and, at the time of writing, reforms across many levels were nec-
essary. Inefficiencies in the current U.S. system bring healthcare costs to $2-6T, which is
upwards of 14% of GDP. This thesis seeks to explore three specific areas:
1. Microelectronics used in the medical space
2. Ways to facilitate using energy storage devices besides batteries for ultra-small implants
3. Impact the quality of life of patients with chronic conditions
This chapter motivates the use of a minimally invasive medical platform leveraging ad-
vances in energy storage technologies and microelectronics. Section 1.2 and Section 1.3
provide an overview of the burden of non-compliance on the U.S. health-care system and a
survey of representative medical device solutions that partially mitigate the issue. Section
1.4 establishes the limitations to shrinking form factors of implants and how alternative
energy storage solutions such as ultracapacitors can enable smaller form factors. Finally,
Section 1.5 provides a description of a specific target application where a minimally invasive
bio-implant solution might have a big impact on the effectiveness of diagnostics for patients
with Parkinson's disease.
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1.1 Healthcare and Non-compliance
Presently, continuous monitoring of patients is difficult and typically intrudes greatly on a
patient's lifestyle and daily routines. Methods that rely on patients measuring themselves
are unreliable and inconsistent. For example [7], consider a patient with a respiratory infec-
tion that does not complete the full course of antibiotics prescribed by a physician. When
symptoms persist, the patient returns to her doctor but fails to report the non-compliance.
The physician consequently believes that the original medication was somehow inadequate
(e.g., the pathogen was resistant to the medication or not covered within the therapeutic
range) and prescribes a different agent. In this scenario, non-compliance has resulted in (1)
at least one unnecessary clinical visit, (2) two medications in a situation in which one might
have sufficed, and (3) a deviation, based on misinformation, from the initial treatment plan
which, by design, should have provided the optimal combination of safety, affordability, and
effectiveness for that patient. Such cases occur every day throughout the health-care system.
As a second example, the evaluation and treatment of patients with a variety of move-
ment disorders including Parkinson's disease, restless legs syndrome, and essential tremor
demand medical electronics that can continuously record information between recharge cy-
cles. Tremors are the number one diagnostic for Parkinson's disease which is a neurological
disorder, but there are many different types of tremors including essential tremors and phys-
iologic tremors. Patients, with Parkinson's often get misdiagnosed as having an essential
tremor which is actually more prevalent, but occurs at a different frequency and is not a
neurological degenerative disease. The Parkinson tremor is used to monitor disease progres-
sion. In these cases, we can imagine a patient forgetting to record events, or altogether
missing certain events, leading to poor diagnosis and treatment.
Non-compliance is as dangerous and costly as many illnesses, whether not complying
with medical instructions such as following a dosage schedule, recording medically-relevant
activity as requested, or attending scheduled medical visits. Non-compliance causes 300,000
deaths annually in the U.S., and leads to 10-25 percent of hospital and nursing home admis-
sions, costing approximately $39.3 billion [8-10].
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In these examples, one sees an opportunity for decades of advances in microelectronics to
positively impact healthcare. Non-compliance is a larger issue and Parkinson's disease is a
specific condition, both of which can be partially mitigated with engineering and technology
solutions. To maximize patient compliance, a shift towards a long-term, implantable, min-
imally invasive platform is crucial. Fortunately, sophisticated devices have become ubiqui-
tous and advances in micro-electro-meclianical systems (MEMS) and CMOS technology have
opened possibilities for addressing non-compliance via electronic medical implants. While
mobile devices are widespread, there remains an unmet need for minimally invasive implants
to address non-compliance in a ways not possible today. Implants and wearable devices exist
today but are typically constrained in size and form factor. We discuss trends and examples
next in Section 1.2 and Section 1.3.
1.2 Trends in Medical Electronics
The challenges for all medical implants are essentially the same. They must be small,
they must somehow communicate with the outside world, and they must be low-power.
To prevent tissue damage due to heating and prolong battery lifetime, energy efficiency is
important. Moreover, in order to be sustainable as long-term monitoring solutions, it is
required that medical implants be wirelessly rechargeable, preferably without the need for
additional surgery.
A wireless link enables easy collection of information from implanted sensors. Wireless
communication is indispensable in a plethora of biomedical applications, including notifying
a healthcare provider of abnormal cardiac events, assessing the effectiveness of drugs in
diabetes patients, the communications between electrodes in deep brain stimulators, and
monitoring the long-term fatigue of bio-mechanical joints following arthroplastic surgeries.
Finally, the miniaturization of medical implants has been observed in recent years. Riding
the Moore's Law wave, aggressive scaling and deep sub-micron CMOS technology has placed
less pressure on the need for circuitry to shrink. Correspondingly, sensors and actuators have
benefited from advances in MEMS nanotechnology, which have likewise followed the scaling
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trend seen in CMOS technology. By contrast, progress in battery technology is relatively
slow.
1.3 Survey of Medical Electronics
With the commoditization of consumer electronics has come a surge in the number of elec-
tronic devices available at low price points and portable form factors. Many solutions ad-
dressing remote monitoring and patient non-compliance have been reported. A notable
commercial option is the MedSmart system [11]. The automatic pill dispenser provides
a robust means of reducing drug administration non-compliance. Other products are de-
signed for alerting a monitoring station during medical emergencies. With the proliferation
of heart rate, blood pressure, glucose, and temperature monitors, users are overwhelmed
with data reporting devices that may be used to record long-term trends for medical diag-
nosis. A drawback of most commercial products, however, is that they are dependent on
the initiative, responsibility, and compliance of the user. However, an increasing percentage
of non-compliance problems stem from patients who deliberately discontinue administering
prescribed medications or recording data because they deem it no longer necessary. This
often leads to unauthorized deactivation.
There is ongoing research and development in many areas that target the deficiencies of
commercial products. Several short-term monitoring integrated circuits are reported in [12-
14]. These include intrahospital monitoring, glucose monitoring, and an actigraph platform
for tremor monitoring for Parkinson's patients. Still, these suffer in size reduction due
to the discrete/multi-component implementation and wearable form factors. [15-17] report
telemetry-enabled implantable solutions. While these could serve as long-term monitoring
devices, the miniaturization and lifetimes are limited in part by the battery and antenna.
To circumvent the battery limitation an inductively coupled power transmission scheme
may be used [4,14,18,19]. Employing inductive coupling techniques, however, has several
disadvantages. Inductive coupling requires power transmission from a fixed RF source. A
rectifier front-end could be used to extract DC energy to power the electronics over a short-
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term. In addition, poor inductive coupling efficiencies may compound with recalcitrant users
required to position themselves near a base-station on a regular schedule with great precision.
A reasonable alternative to replace batteries without the need for inductive coupling
is an energy harvester. Energy harvesting is a natural choice for resolving the need for a
stand-alone energy source. The advent of advanced MEMS technology brings closer the
possibility of a completely integrated solution. Piezo-electric and vibration-based harvesters
have been reported [20-24]. The drawback of these harvesters rests on their dependence
on continuous resonant vibration sources or the restrictive size geometries for implantable
applications. Thermo-electric harvesters possess similar disadvantages, and the regulated
temperature environment within the body hinders their feasibility in a medical implant.
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1.4 Micro-scale Energy Storage and Power Manage-
ment
Two considerations limit efforts to shrink the size of bio-implants. The first is reducing
the size of the power and data link, or antenna, for in-body communications. Designing an
antenna to be small compared to its operating wavelength is challenging. A higher carrier
frequency is desirable and it has been demonstrated that an optimal frequency exists in
the 2-3 GHz range for in-body communications [25]. However, the wavelength in this range
(e.g., 2.4 GHz) is still very large for a minimally invasive device. Consider for instance an
injectable device with a 15 gauge needle (1.8 mm ID) and 5 mm long (as shown in Fig.
1-3). These dimensions afford a tight squeeze into a needle and allow a perimeter of 12
mm. The perimeter is still ~10x smaller than the wavelength at 2.4 GHz. This would yield
awful radiation efficiency. The Medical Body Area Network (MBAN) standard is under
FCC review to provide allocation for exploiting this optimal point. However, the maximum
transmit power is 1 mW EIRP. This a serious burden on antenna efficiency, especially as a
power link.
The second area-consuming component is the energy source. For many bio-implant appli-
cations, on-chip energy storage requirements limit the smallest form factor permissible. At
the time of writing, chemistry-based batteries could not be integrated. Providing an energy
storage alternative to batteries is appealing because batteries:(1) scale poorly for bio-implant
applications, (2) can be toxic, or present a host of other bio-incompatibility issues, and (3)
offer long charging times, affecting patient lifestyle.
The increasing efficiency of energy harvesting technologies offer a solution that is amenable
to micro-scale integration. However, power density levels remain a challenge [26] when sub-
mW levels are required in micro-scale form factors. Advances in ultracapacitor technologies
offer an attractive compromise between energy density and form factor. Ultracapacitors
have several compelling advantages. Chief among them is the promise they hold of being
integrated on chip [27]. In addition to the potential for an extremely small form factor,
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ultracapacitors also feature: high power density, a practically unlimited number of recharge
cycles, extremely rapid recharging, and a direct relationship between the terminal voltage
and its state of charge. Section 1.4.1 presents a survey of electric double layer capacitor
technologies as a passive energy storage alternative to battery chemistries.
1.4.1 Electric Double Layer Capacitor Technology - Ultracapaci-
tors
Accidentally discovered by researchers at Standard Oil of Ohio in 1966 [1], ultracapacitors, or
electric double-layer capacitors, can carry 5-10 percent the energy densities of conventional
battery chemistries of comparable weight [2]. With over 105 recharge cycles possible, ultra-
capacitors are attractive, viable candidates for implantable applications employing efficient
wireless recharging schemes. Moreover, recent advances in nanotechnology and the advent
of carbon nanotubes have promised increased energy densities for ultracapacitors [1,28].
Ultracapacitors have traditionally found their niche in the automotive and aviation in-
dustries, where their inherent, superior power densities come to the rescue in demanding
environments, extending the lifetimes of the batteries they support. Work at MIT, RPI, and
other research centers are getting closer to comparable energy densities of traditional battery
chemistries. In the recent years, ARPA-E funds have focused a great deal in advancing this
area of research and catalyzing commercialization. Already in use for military applications,
commercial electric vehicles, and power generation plants, ultracapacitors are great candi-
dates for spacecraft, medical, and other applications. For example, for space applications,
tests on commercially-available ultracapacitors show no significant degradation effects to
their charge/discharge profiles and electrical parameters due to gamma and proton radia-
tion 60 MeV levels, making them excellent candidates for LEO and, possibly, interplanetary
missions.
Traditional, parallel-plate capacitors store energy by creating a charge differential be-
tween two metal plates separated by a dielectric medium of permittivity e. The resulting
potential, V, is related to the dielectric material used, the amount of charge stored, Q, on
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the plates, the separation distance, d, and surface area, A, of the plates as follows
Q Q.dV - QC eA (1.1)
where C ='A is the capacitance in Farads.
Commercially available ultracapacitors obtain their increased capacitance and hence stor-
age density through the use of activated carbon. In contrast with traditional capacitors, ul-
tracapacitors do not make use of a conventional dielectric. Instead of separating two plates,
ultracapacitors use two nanopourous substrates (e.g., activated carbon, polypyrrole, etc.)
separated by very short distances. Fig. 1-1 highlights the differences between various ca-
pacitor structures. In essence, it is the sponge-like nature of activated materials increase
their effective area per unit volume, augmenting their charge storage capacity by as much
as 2,000% over a traditional material like aluminum.
(a) Traditional parallel-plate
capacitor with capacitance de-
termined by length and width
of plates.
(b) Commercially available ac-
tivated carbon ultracapacitors
achieve their high energy den-
sities by their porosity and
sponge-like structure - achiev-
ing increases in surface area by
as much as 2,000%.
(c) Carbon nanotube ultraca-
pacitors gain additional surface
area from the tube patterns
formed.
Figure 1-1: Charge storage capacitor elements [1].
There are many advantages to replacing batteries with ultracapacitors. The number and
speed of charge-discharge cycles afforded by ultracapacitors outperform rechargeable battery
34
chemistries by several orders of magnitude. The charge-discharge lifetime of ultracapacitors
allow them to outlive the devices they provide energy for, making them environmentally
friendly. Typical battery chemistries wear out in just a few years, leaving behind toxic waste
that pose a serious disposal and safety hazard. Moreover, memory effects, loss of electrolyte,
non-ideal charge cycles, leakage, and geometries pose challenges when using batteries.
In addition to safety and recharge lifetimes, ultracapacitors exhibit extremely low inter-
nal resistance (equivalent series resistance, ESR) as compared with rechargeable batteries.
Consequently, ultracapacitors outperform batteries by two orders of magnitude in deliv-
ering quick power, when necessary. Fig. 1-2 shows the Ragone chart comparing various
energy-power solutions and Table 1.1 compares the volumetric densities of various battery
chemistries. High efficiency (> 90%) , high output power, extremely low heating levels, and
low leakage currents (0.1 - 4 pA) also make ultracapacitors immensely attractive substitutes
for batteries [29-31]. These are all desirable attributes for an implantable medical device
aiming for long-term operation with minimal heat dissipation.
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Figure 1-2: Gravimetric power density versus energy density for various energy storage de-
vices [2]. Advances in carbon nanotube and manufacturing technology are enabling storage
elements with capacities suitable for ultra-low power applications, such as bio-implant sen-
sors.
Alongside modular and distributed design approaches, miniaturization continues the pur-
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Zinc-air Alkaline- Nickel Metal Poly-Carbon Lithium LiMg0 2 Ultracapacitors
Manganese Hydride Monofluo- Thionyl
Dioxide ride Chloride
Voltage (V) 1.28 1.5 7.2 3 3.6 3 2-3
Energy 1.3 0.039 0.175 0.427 0.69 0.83 .0027
Density
(W.h/cm3 )
Power 0.0003 0.0001 0.00005 0.00011 0.00019 0.00023 > 10
Density
(W/cm 3 ) > 105
Shelf Life 3 4 500 cycles NA NA NA > 105 cycles
(years)
Rechargeable N N Y N N N Y
Table 1.1: Comparison of various battery chemistries showing typical operating voltages,
shelf life, and rechargeability. Ultracapacitors are superior in power density and recharge
cycles making them attractive energy storage alternatives for minimally invasive use mod-
els. Note that in addition to the large number of recharge cycles, a major advantage of
ultracapacitors lies in the charging speeds which are inherently faster.
suit of modern technology. Increasing gravimetric/power-mass (W/kg) and power-volume
(W/m 3) densities are figures of merit (FOM) that reflect the desire to miniaturize. Ultraca-
pacitors lend themselves well to improving these FOMs. Reducing the size of energy storage
components can be accomplished by 1) increasing the energy density per energy storage
component, or 2) reducing the energy stored per cycle in the converter, as briefly discussed
next.
Increasing Energy Density Considering a solenoidal inductor, it can be shown that
the fundamental scaling between linear dimensions and flux- or current-carrying area causes
inductor Q to decrease as a 2 , where c < is a constant scaling each linear dimension.
Similar relationships once limited capacitors due to material limitations of dielectrics, plate
separation, and unacceptably low Q values. In today's CMOS technology the ratio of energy
stored in a capacitor to the energy stored in an inductor for a given area easily exceed 3-5x.
This ratio can exceed several order of magnitude for PCB-level, discrete applications [32].
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Reducing Energy Stored Per Cycle Frequency-dependent losses in passive elements
are limited almost exclusively to inductors and their magnetic materials. Most magnetic ma-
terials, used to increase inductance per unit volume, operate well at low frequency but have
losses that rise rapidly otherwise. The basic trend is captured by the Steinmetz equation:
P, (t) = kf"'BO (1.2)
where P,(t) is the time-average loss per unit volume [kW/m 2 ], is the peak AC flux amplitude
[Gauss], f is the frequency of sinusoidal excitation [Hz], and the constants k , a , and #
are found by curve fitting. Typical values for a range from 1 - 3, indicating that losses
rise steeply with frequency. Even worse, at higher frequencies cored inductors may actually
increase in size since flux derating is necessary to avoid excessive heat buildup. The Steinmetz
equation is a conservative measure for a limited number of situations. At high frequencies
and under non-sinusoidal excitation typical of power converters, the losses become greater
than predicted in the Steinmetz model.
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1.5 Bio-Implant Platform for Monitoring Bio-markers
for Parkinson's Disease and Essential Tremor
1.5.1 Background
The goal of this work is to contribute to the development of long-term, remote monitor-
ing solutions that address patient non-compliance and provide access to preventive medical
practices. This is accomplished by reducing the size of medical implants without sacrificing
long-term, continuous monitoring. We achieve this by capitalizing on the increased energy
storage capabilities of ultracapacitors and leveraging ultra-low power integrated circuit and
small antenna techniques. Fig. 1-3 visually summarizes these goals.
< 5mm
< 2mm
Bio-friendly
package Ultra- Bare
capacitor die
Figure 1-3: Target for minimally invasive medical implant. Minimizing the size of implants
is limited by energy storage solutions and antennas. Maximizing the use of available energy
is important because lifetime needs to be as long as possible. The model shown uses ul-
tracapacitors instead of batteries as an energy storage alternative for ultra-small implants.
1.5.2 System Architecture and Description
The primary considerations for the design of an energy management integrated circuit are
application-driven. In this thesis we consider identifying and applying techniques for pow-
ering sensor and data processing load electronics to diagnose and monitor the progression
of Parkinson's disease (PD) and/or essential tremor (ET). Fig. 1-4 illustrates a block dia-
gram representation of a bio-implant architecture. An accelerometer serves as the sensor to
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transduce vibration signals into the electrical domain. The signal processing sub-blocks are
responsible for amplifying and digitizing the signal, which is stored in a memory sub-block
sized for storing 24-hours of data. The bio-implant adopts a use-model whereby it operates
for a full day from a fully charged bank of ultracapacitors after which a patient wirelessly
downloads the data to a central console for further processing and re-charging. This use-
model highlights three key engineering challenges that constrain the implementation. First,
the recorded data must be efficiently collected and compressed to minimize the size of the
memory sub-block. Second, the power management and load electronics must minimize
power dissipation in order to achieve the required operation duration desired, which in turn
necessitates a highly efficient energy management sub-block as well as data processing, collec-
tion, and transmission circuitry with a very low energy/bit figure-of-iierit. Lastly, minimally
invasive packaging is desirable to minimize barriers to adoption. If implanted into the body
with an RF link for data and power, then the requisite antenna must be as small and efficient
as possible. Therefore, special design techniques must be employed towards this goal. For
the system shown in Fig. 1-4, the major power consumers are 1) the accelerometer, 2) the
analog-to-digital converter (ADC), and 3) specialized data acquisition circuitry leveraging
compressive sensing techniques. The power management sub-block should be designed for
>250 pW.
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Figure 1-4: System diagram for bio-implant device for monitoring PD & ET.
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1.6 Thesis Contributions and Organization
Minimizing the form factors of bio-implants while maximizing lifetimes is essential for min-
imally invasive solutions. Fast recharging, number of recharge cycles, and energy densities
factor into energy storage solutions that are viable for such applications. The ability to
provide power from the outside world for in-body communications requires good efficiency
and smaller energy storage solutions.
DC-DC converters are an increasingly relevant block for energy constrained bio-implant
and many applications. Chapter 2 provides an overview and tool-set useful for designing
switched-capacitor DC-DC converters driven by application constraints and as viable alter-
natives to inductor-based DC-DC converters for on-chip applications. A brief treatment is
provided on modeling switched-capacitor circuits along with analysis on the efficiency lim-
iting mechanisms of on-chip switched capacitor DC-DC converters. The analysis is used for
the implementation of a CMOS switched regulator described in Chapter 4. Special emphasis
is placed on the design implications of accommodating wide-ranging input voltages and the
implications on energy utilization since using ultracapacitors for energy storage inherently
presents this situation.
Along with the antenna, a major limitation to reducing the size of bio-implants lies in
energy storage. At the time of writing, chemistry-based batteries could not be integrated.
A major problem with using any capacitor as an energy source is the fact that its voltage
drops rapidly with decreasing charge. This leaves the circuit to cope with a large supply
variation and can lead to energy being left on the capacitor when its voltage gets too low
to supply a sufficient supply voltage for operation. Rather than use a single ultracapacitor,
we will demonstrate higher energy utilization by splitting a single capacitor into an array
of capacitors that are progressively reconfigured as energy is drawn out. In Chapter 3,
we will present techniques to design an energy management integrated circuit combining
RF energy harvesting and ultracapacitors to provide a long-term monitoring solution that
maximizes energy utilization, thus prolonging bio-implant operational lifetime. Attention
is placed on developing integrated circuit techniques to construct this alternative energy
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storage solution. The shift to using ultracapacitors as energy storage elements circumvents
the need for a battery and facilitates scaling down of bio-implants.
For an energy storage alternative using ultracapacitors to be practical and low complexity,
we wish to store as much energy as possible. This corresponds to a higher initial voltage
(C - V 2 ). In addition, we wish to draw as much energy as possible from the ultracapacitors,
which means drawing charge from the ultracapacitors in turn causing the voltage to drop.
Therefore, we can expect to impose a wide-ranging input voltage to a power converter stage.
In Chapter 4, we will explore the trade-offs encountered between switched-capacitor-based
and inductor-based DC-DC converters when area is scarce, and we shall determine the best
approach given wide-ranging input voltages that maintain good efficiency performance. We
will introduce a switched-capacitor solution that preserves good efficiency performance by
using a multiple conversion ratio switched-capacitor voltage regulator.
Chapter 5 provides a summary and conclusions for the work done as part of this thesis,
and suggests open problems for future research related to this work.
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Chapter 2
DC-DC Converters for Bio-Implants
While once seen as supporting circuitry, DC-DC converters are an increasingly relevant block
for energy constrained bio-implant, [33] energy harvesting [34], and wireless sensor node [35]
applications. There are many reasons to move beyond using a battery in these applica-
tions, despite the superior energy density of .batteries. One great attribute of batteries,
however, is their ability to hold a fairly constant output voltage over a wide range of states
of charge. As these various fields have progressed into using energy storage elements that
lack this key attribute, high-efficiency DC-DC converters become more important. Medical
devices performing diagnostics and monitoring functions have lifetime requirements making
energy storage a key specification; many such electronic systems today are designed to con-
sume extremely low amounts of power (<100pW). In such contexts it becomes viable to use
switched-capacitor DC-DC converters as the power delivery vehicles to integrated circuits.
With the help of on-chip capacitors, switched-capacitor DC-DC converters provide higher
efficiencies than possible with linear regulators and have the potential to accommodate a
wide range of input voltage levels.
This chapter provides an overview and tool-set useful for designing switched-capacitor
DC-DC converters driven by application constraints. Section 2.1 and Section 2.2 provide
an overview of linear regulators and inductor-based switched-mode power converters, re-
spectively. Section 2.3 is a brief treatment on modeling switched-capacitor circuits along
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with detailed analysis on the efficiency limiting mechanisms of on-chip switched-capacitor
DC-DC converters. Section 2.3.4 provides an analysis on the current handling capabilities
of switched-capacitor DC-DC converters. Special emphasis will be placed on the design im-
plications of accommodating a wide range of input voltages and the implications on energy
utilization.
2.1 Linear Regulators
Both linear and switching regulators claim their segment in the marketplace with their spec-
ifications on power supply noise rejection, supply voltage required, efficiency, and accuracy.
Low-dropout (LDO) linear regulators operate by modulating the conductance of a series pass
switch connected between an input DC supply and a regulated output. Fig. 2-1 illustrates
the traditional linear regulator; a bias voltage, Vref, is cascaded with a non-inverting op-amp
in shunt-feedback configuration. The main advantages of linear regulators are that they
can be completely integrated on-chip, offer fast transient and good ripple performance, and
can occupy little area [36]. However, the switch conductance modulation scheme for con-
trolling output voltage constrains the flow of current directly from the battery to the load.
This limits the maximum efficiency achievable to the ratio of the output and input volt-
ages (vL/vsup) making accommodating wide-input ranges impractical unless we are willing
to sacrifice efficiency.
2.2 Inductor-based DC-DC Converters
Inductor-based (off-chip) DC-DC converters have traditionally boasted the best efficiency
performance. The switching converter alternately energizes inductors and/or capacitors from
the supply and de-energizes them into a load, thereby transferring energy exclusively using
ideally lossless devices. Accordingly, inductor-based topologies can theoretically achieve
100% efficiency independent of load voltage delivered. Fig. 2-2 shows the basic topology
for an inductor-based boost converter stage as a representative example. The input/output
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Vref
+ Series pass switch
VL
Load
Figure 2-1: Basic linear regulator. The output, VL, is regulated by the negative feedback of
the op-amp. These regulators are easily integrated on-chip and offer fast transient perfor-
mance.
voltage relationship is given by:
v(t) _ 1 1
(2.1)
vsup 1-D 1I+ RL(1-D)2R)
where D is the duty cycle and v.up is the input supply voltage. In steady-state with ideal
components, 100% efficient power transfer occurs with the average output regulated to the
value given in Eq. 2.1. For transient load changes, the output settling speed is determined
by the bandwidth of the feedback control loop (not shown in Fig. 2-2). A key observation is
that if the switches are perfectly lossless, the efficiency of the voltage converter is independent
of D and vup and therefore independent of the conversion ratio. If we just consider inductor
losses, the instantaneous efficiency of an inductor-based boost converter is approximated
by [37] as
?7boost 1 (2.2)
(1+ (ID)2R)
where RL is the inductor parasitic resistance and R models the load. For RL/R < 1, high
efficiency is preserved. A drawback of inductor-based approaches for integrated applications
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is that magnetics are often large and expensive. In addition, the low achievable Q values
(typically < 20) for on-chip inductors pose severe limitations on efficiency performance.
While boost and buck converters can achieve very high efficiencies (>85%) [38], the bulky
magnetics required to do so make them and similar topologies undesirable for applications
demanding ultra-small form factors. To a certain extent this tradeoff can be mitigated
by running the converter at VHF frequencies (> 100 MHz) [39], which makes the use of
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on-chip inductors more feasible. However, the increased switching losses that come with
running at such high frequencies, combined with the already augmented conduction losses in
the on-chip inductors, makes achieving high efficiencies impossible. Techniques to mitigate
high-frequency losses in VHF DC-DC converters are now becoming practical with nH sized
inductors (e.g., zero-voltage switching, resonant gating) [40]. However, even at 110 MHz and
excellent efficiency performance, the inductor box volume exceeds 183 mma
2.3 Switched-Capacitor Converters
Switched-capacitor converters are a class of switched-mode converters that do not require
magnetic storage elements used by inductor-based converters and can still achieve high effi-
ciency by converting one voltage to another. While only capable of a finite number of con-
version ratios, for a given conversion ratio and total rating of switches, switched-capacitor
converters can support a higher power density compared with traditional converters [32].
The substantially superior energy and power density of capacitors with respect to inductors
allow switched-capacitor networks to provide higher power density at equal or higher effi-
ciency. To see this we must only compare the energy stored in a capacitor (Ec = ICv 2 )
against that stored in an inductor (EL = 'Li 2) as shown in Fig. 2-3. For C = 10 nF in
a 1.8-V process versus L = 12 nH at 1 A, Ec/EL > 2.7. In practice, this ratio further
favors switched-capacitor converters when we consider that there are significant losses asso-
ciated with ripple current and ripple flux since full magnetization and de-magnetization is
not possible.
Two major advantages of switched-capacitor converters is that they are small and amenable
to integration. The drawback is that they are efficient at only one conversion ratio. This
is acceptable for battery-powered applications since a battery can hold its output voltage
steady over its lifetime, but is not acceptable for other energy storage elements where the
output voltage varies over a wide range. In Chapter 4 we detail a proposal for dealing with
a wide range of input voltages. In the following sections, however, we focus on the loss
mechanisms that are specific to switched-capacitor converters.
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1 mm
1mm 1 mm
Ec = 1Cv 2  EL = Li 2
C=10 nF L=12nH
v=1.8 V i=1.0 A
Ec=16.2nJ EL=6nJ
Ec / EL= 2.7
Figure 2-3: Energy density of capacitor versus inductor for today's CMOS process in 1 mm 2
area. The capacitor is implemented using gate oxide and the inductor using top layer metal
(100 pm line width and 50 jim line spacing). The higher energy density of capacitor makes
switched-capacitor-based converters more attractive for integrated applications.
2.3.1 The Energy Loss of Charging Capacitors
Switched-capacitor networks suffer from a fundamental deficiency that prevent capacitors
from charging/discharging to a desired voltage with 100% efficiency. The power loss is
due to ohmic dissipation in the connection between the voltage source and the capacitor
being charged. Interestingly, the total energy lost is solely a function of the voltage change
impressed on the capacitor, and independent of the resistance value [41]. The dual of this
physical phenomenon is the case of an inductor that is charged by a current source. To
illustrate this fundamental limitation, consider the circuit shown in Fig. 2-4. Assume the
capacitor is initially discharged and V > 0; the current in the capacitor is given by i(t)
Cdlc t. With a step function for the input, the capacitor voltage is given bydt
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1 MM
Rvsup C
Figure 2-4: Example circuit to illustrate the fundamental efficiency limitation of switched-
capacitor converters due to ohmic dissipation. The energy loss is independent of the value
of the resistance value, R.
The energy drawn from the source in the charging process is given by
Ev = O -vsu, *ic(t)dt
= jV -ic(t)dt= V e Rcdt
0 - JO_ R
=CV 2 (24)
In steady-state, the energy stored on the capacitor is ICV 2 , resulting in an energy loss of
1 CV 2 . Interestingly, we observe that the energy loss is indeed fixed and independent of R.2
This remains true even in the limit as R approaches zero.
The previous analysis assumed switched capacitors fully equilibrate so that capacitor
currents can be modeled as impulsive, reaching nearly zero in a time that is small compared
to the switching period. This is referred to as the Slow Switching Limit (SSL) [42]. In
contrast, in Fast Switching Limit (FSL) operation, switched capacitors are not allowed to
equilibrate (i.e., capacitors act like fixed voltage sources). The FSL case will be discussed
next in Section 2.3.2. As an example, consider the 1:1 switched-capacitor circuit shown
in Fig. 2-5. With the switching period much longer than the load time constant (slow-
switching), the capacitor voltage is allowed to equilibrate. Fig. 2-6 illustrates the transient
behavior of the circuit in Fig. 2-5 under SSL. For simplicity, rather than changing the
switching speed, we change the size of the capacitor, C, from 100 pF for the SSL case to 500
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mF for the FSL case.
#2
RL CL
Figure 2-5: A 1:1 switched-capacitor circuit illustrates conduction loss mechanisms in
switched-capacitor circuits due to switching speeds.
SSL limit for 1:1, C = 100 p F
R L
H
|C = 1 mF 11100 m Q
time
*w.Iin..~mwuEmwuIm.EaEWEImUEmEWEUE
Figure 2-6: In the SSL, capacitor voltages equilibrate each half-cycle and currents are im-
pulsive. The energy loss results in the familiar result of !C(AV2).
Returning to Fig. 2-4, the energy lost through R is given by
Etot = ic(T)2Rdr./o
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vsup
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0
U
U
0
U
time
(2.5)
Vc(t) is given by
Vc(t) (V - Vc (0))(1 - e~t/RC) + Vc (0), (2.6)
and the capacitor current is ic Cdvc(t) V V-vc(0),-t/RC. This results indt R
(V V (O))2 RC [e -t/ RCgt
(V - V(0))2 C1 - 2t/RC] (2.7
2
In SSL when the capacitors equilibrate, t >> RC, and the exponential term in Eq. 2.7 falls
out yielding a total energy loss of
1 1
Etot,ssL - - c 2  C(AV (2.8)2 2
which is in agreement with Eq. 2.4.
2.3.2 Conduction Loss Associated with Fast Switched Capacitor
Networks
In the fast-switching frequency regime, smaller packets of charge are shuttled from the source
to the load and the charge-transfer capacitors maintain a nearly fixed voltage. In this
case, switched-capacitor networks behave like resistors with a resistance equal to the switch
resistances in each charge-transfer cycle. Switched capacitors operate in the fast-switching
limit (FSL) when their voltages are not allowed to settle and they are switched at a fast rate
compared to the load time constant such that there is negligible ripple on the capacitors
(i.e., capacitors act like fixed voltage sources). Operating in FSL is appealing because, as we
will see in Section 2.3.3, we can model a switched-capacitor network as an ideal transformer
with an equivalent output resistance. Reducing the equivalent output resistance improves
the efficiency performance of a switched-capacitor converter by limiting the ohmic losses
incurred when charging/discharging capacitors. Fig. 2-7 illustrates the transient behavior
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of the circuit in Fig. 2-5 under FSL. In the SSL case, we recall that the exponential term of
0-
0
U
FSL limit for 1:1, C = 500 mF
R L|C L=5 F11 100m Q
-VWNMWMAMM
U
0
U
time time
Figure 2-7: In the FSL, capacitor voltages are constant and capacitor currents are fixed
during each half cycle. Higher switching frequencies reduce energy loss until the losses due
to switch resistances dominate.
Eq. 2.7 vanishes. In the case of FSL, the total energy loss is given by
1
Etot,FSL = ( C(0)) 2C ( - 2 t fRC] (2.9)
which has a dependency on R. Expanding into a Taylor series near t = 0, Eq. 2.9 assumes
a form one would expect for two fixed voltages connected across a resistor:
1 2t (V - c(O)) 2 t
Etot,FSL (t) = -( - C(0))2 C(1 _ 0 _- 0 t)) R2 RC R (2.10)
This observation suggests that switched-capacitor networks start to behave like resistors as
the switching frequency is increased, which poses a limit to the efficiency and rapid transfer of
smaller charge packets. In other words, the benefits from increasing the switching frequency
are stymied when the charge transfer capacitors behave like ideal voltage sources and the
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switch resistance dominate.
2.3.3 An Equivalent Model for Switched-Capacitor Converters
Switched-capacitor converters provide several advantages over inductor-based topologies in-
cluding being more suited for integrated applications where area is scarce. For example,
simple control techniques suffice to allow for light-load operation. A common technique
for reducing total power losses during light load conditions is reducing the switching fre-
quency [43]. However, the efficiency of switched-capacitor converters is inversely related
to the output regulation capability for a given conversion ratio. To see this, we model a
switched-capacitor converter stage using an ideal transformer with a conversion ratio 1 :a
and output resistance, Req, as shown in Fig. 2-8 [44]. The output resistance, Req, is a func-
tion of the output current, switching frequency, and switched-capacitor topology. A method
for determining Req using charge multiplier vectors is provided in [42]. The model of Fig.
r-------------------1SC converter model
Req
-SU I 1 Z RL
Figure 2-8: A model of a switched-capacitor converter model as an ideal transformer and
equivalent output resistance. The conversion ratio, 1 : a, is determined by the topology. The
equivalent output resistance is a function of switching frequency, charger transfer capacitors,
and switch resistances.
2-8 provides a tractable construct for quickly analyzing and comparing different switched-
capacitor networks using readily determined parameters once the topologies are known. For
example, from the model in Fig. 2-8, we can determine that the upper limit for the efficiency
of a switched-capacitor converter can be written as
r/max 1 (2.11)1 + RL/Req
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To minimize losses through the switched-capacitor converter, the switching frequency, fs,
for a given topology is chosen to minimize Req. Consider the single-capacitor power transfer
stage in Fig. 2-9. Modeling this 1:1 switched-capacitor converter stage as in Fig. 2-8, we
write Req
Vsup O --- 0 VL
C
Figure 2-9: 1:1 switched-capacitor converter for illustrating effects of equivalent output re-
sistance.
Req = 1 (2.12)
rfsCeff
where , is an exponential decay function that captures the slow-switching versus fast-
switching limit behavior of the switched-capacitor converter stage [42] and can be modeled
as a function of fs, C, and R, the switch on-resistances as follows:
K = (2.13)
1+e 4fsRC
As discussed in Section 2.3.1, in SSL the capacitor current can be modeled as impulsive,
reaching nearly zero in a time that is very small compared 1/f, (K -+ 1). Conversely, in FSL,
the switched capacitors maintain nearly fixed voltages and the capacitor current during each
switching state is nearly constant (K -± 0). As f, is increased, Req monotonically decreases,
asymptotically approaching a lower bound of 2R. This asymptotic behavior is illustrated for
C = 1 nF and R = 5Q in Fig. 2-10.
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Figure 2-10: Equivalent output resistance, Req, of switched-capacitor circuit of Fig. 2-9 as a
function of switching frequency showing the transition from SSL to FSL. As the switching
frequency is increased, the equivalent output resistance asymptotically approaches 2R, the
switch resistances of Fig. 2-9.
2.3.4 Current Conversion and Current-Handling Capability of Switched-
Capacitor Converters
From a physical basis, switched-capacitor networks are fundamentally current converters.
In a first phase they split up charge across capacitors in one configuration. In a second
phase, the capacitors are reconfigured to draw out the same charge in a different ratio.
In periodic steady-state, the current conversion ratio of switched-capacitor converters is
fixed because the average current into the topology capacitors is zero. This is the dual of
inductor-based topologies where the voltage conversion ratio is fixed by volt-second balance
(i.e., average voltage across inductor is zero). To see this, consider the simple example of a
2:1 switched-capacitor converter stage shown in Fig. 2-11. During phase-# 1 the capacitors
are connected in series and the source injects Q, = jC x vsup amount of charge across an
electric potential of vop. During phase-# 2 , the capacitors are connected in parallel, the
source is disconnected, and 2Q, = C x vrup is delivered to the load through the node VL.
If this is done periodically at a switching frequency of f8, then by conservation of energy
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Qs = 0.5 C x vi,,
I
Vsu ( CVL
Pin = fS - Q8 - vsup = 2 fS -v su2uP C Pout = I fs - Qtor - vL = s ' VupC ' VL
Figure 2-11: 2:1 switched-capacitor converter example illustrating current conversion func-
tion. During phase-# 1 the capacitors are connected in series and the source injects
Q8 = IC x vsu, amount of charge. During phase-# 2 , the capacitors are connected in parallel,
the source is disconnected, and 2Q, = C x v,1u, is delivered through the node VL. If done at
a switching frequency of f,, then iout = 2 - sin.
(vin - = Vout - iout -+- vout = Vini, iout= 2 - iin) the expression for efficiency is given by
Pout
Pin
voutiout
viniin
Substituting iout/2 = iin yields
VL VL
'/
Vin/2 VNL'
(2.15)
where VNL = - and is the ideal no-load conversion ratio for the topology of Fig. 2-11. The2
no-load voltage transfer ratio, a, of a swit ched- capacitor converter is topology dependent
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(2.14)
01 0
vsup
072
F__"_
VL
C
C
C
VL
z
and is a function of the number of the charge transfer capacitors, the interconnection to the
input and output terminals and among themselves. To capture the degradation in efficiency
explicitly, we introduce the variable v to express the voltage drop below VNL due to current
flow to the load. We can re-write Eq. 2.14 as
PL _ VNL- - VA
Rsup VNL VNL
From Fig. 2-8, we can express VL as
VL O Vsup -Req ' IL
= VNL -VA (2.17)
We can also derive the load current capability of the switched-capacitor network as
IL = VA ' IfsCeff. (2.18)
The voltage swing across the capacitors is proportional to VA and results from non-zero loads.
Note that the larger vA is, i.e., the more VL is below the no-load voltage, the more power
the converter can deliver. Fig. 2-12 plots the load current versus frequency with varying
switch resistance Rs, for a 5:3 switched-capacitor converter with vsu, =1.8 V. From Fig.
2-10 and Fig. 2-12, it would appear that increasing the switching frequency towards the
asymptotes of both current-handling limits and Re would offer increased current-handling
capability and reduced conduction losses. Missing from the analysis is consideration for loss
mechanisms resulting from other phenomena. Section 2.3.6 will give insights as to how much
the switching frequency can be increased before the efficiency degradation becomes significant
due to additional loss mechanisms beyond conduction losses. Careful consideration of the
significant loss mechanisms in tandem with desired current-handling capability informs how
to select the region of operation to maximize efficiency.
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Figure 2-12: Load current versus switching frequency for increasing values of switch resis-
tance for a 5:3 topology with a 1.8-V input voltage.
2.3.5 Wide Input Range Handling Capabilities of Switched-Capacitor
Converters
Eq. 2.16 indicates that very high efficiency can be attained if the desired regulated output
voltage, VL, is given by VNL (i.e., vA ~ 0). For wide input ranges, if no regulation control
is implemented, the efficiency is fixed as given by Eq. 2.16. However, if regulation of the
output is desired, the efficiency varies with the input as
(2.19)
a * VUpply
where a is the conversion ratio. This implies that for non-zero loads, the efficiency degrades
as the output voltage moves away from the ideal no-load value.
In order to increase the average efficiency, the conversion ratio, a, must be made variable
with the input. This is analogous to inductor-based converters since the duty cycle is more
accurately represented as D(t) = D, + d(t), where D, is the operating point duty cycle and
dis the small-signal input duty cycle. Note that for an inductor-based topology the voltage
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conversion ratio and efficiency are independent of the input and output voltages. This is the
dual to the switched-capacitor converter where the efficiency is proportional to both the input
and load voltages while the current conversion ratio remains fixed. For applications where
high efficiency and a wide input voltage range is required and inductor-based topologies are
not viable as in [45], using an switched-capacitor converter with multiple conversion ratios
is necessary. Additional control enables selecting the conversion ratio that maximizes the
average efficiency, over a certain input range (i.e., minimize vA = |VNL - vLI)-
As another simple example, consider the circuit of Fig. 2-13. For an input provided by
a capacitor bank modeled as Cbig and assuming the switched-capacitor converter operates
in the FSL, the input discharges linearly for a constant current draw at the load. This
is because Req remains nearly constant despite the increases in f, required to maintain a
constant Iout at VL,o using pulse frequency modulation. The input can be written as
#1 #2
Cbig C T
Figure 2-13: 1:1 switched-capacitor converter discharging capacitor Cbig used to illustrate
effect of wide-range input voltages on efficiency performance.
vin(t ) = Vnit - J L dt (2.20)
f_0ooCbig
where Vinit is the initial voltage stored on Cbig. For the 1:1 converter of Fig. 2-9, the average
efficiency over a discharge cycle is given by
VL
1lv Vf Cfobig (2.21)
nt-to
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Fig. 4-2 shows the voltage of Cbig discharging from 3.5 V to 1 V and VL = 1V, corresponding
to the ideal efficiency rising from 28.5% to 100%. Using Eq. 4.2, we find 77ag = 42.7%, which
is clearly unacceptable for many applications. Thus, we see that the efficiency of charge
C.)
W
80%
60%
40%
20%
1 2V 3V
Input voltage
Figure 2-14: Efficiency versus input voltage corresponding to the 1:1 switched-capacitor
converter of Fig. 2-13. The efficiency performance is analogous to a linear voltage regulator.
High-efficiency is limited to a very limited range of input voltages.
transfer is in all cases linearly dependent on the load. voltage VL. This can be extended
to any topology of a switched-capacitor converter all of which are fundamentally limited in
efficiency to VL/VNL. This fundamental limitation in efficiency is because of conduction losses
resulting from using switches. The efficiency may be further degraded due to the presence
of other loss mechanisms, which will be discussed in the next section.
2.3.6 Additional Loss Mechanisms for Switched-Capacitor Con-
verters
Energy-constrained applications render the efficiency of energy processing blocks paramount.
In many instances refurnishing energy by battery replacement, recharging, or other methods
is inconvenient, costly, or not possible. For example, it is desirable to subject a bio-implant
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patient to the least number of surgical procedures for the purpose of recharging or battery
replacement. For a system to achieve this, (1) the energy processing blocks must introduce
little overhead and process energy efficiently, and (2) signal and data processing blocks must
also operate efficiently and consume as low power as possible.
The overall efficiency of such a system can be expressed as the ratio between the total
energy delivered to a load per cycle (EL) to the sum of the energy extracted from the source
(Esup) and the sum of energy losses per cycle.
EL
Esup + E Eiosses (2.22)
The primary loss mechanisms in switched-capacitor converters are discussed in the following
sections.
Conduction
Charging and discharging energy transfer capacitors through a switch is inherently lossy.
The equivalent resistance, Req, discussed earlier models the effect of non-ideal switches. The
power loss in the capacitor can be expressed as
Pc = Req(fs) - IL (2.23)
For on-chip implementations, the capacitor switching losses can be estimated by finding the
total parasitic capacitances at various nodes and the voltage swing across the capacitances.
Bottom-plate parasitic capacitors
For fully-integrated switched-capacitor converter designs, there are a number of options for
constructing capacitors. Constructing metal-metal, double-poly, or MOS-based capacitor
elements is straightforward. For capacitors implemented using two metal layers, parasitics
arise due to the capacitance from the bottom-plate to the substrate. For gate-oxide capacitors
implemented with the N-well as the bottom-plate, the parasitic is caused by the the reverse
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biased diode capacitance of the N-well to P-substrate junction. Care must be taken to
guard against bottom-plate effects, which are a second significant efficiency degradation
mechanism in switched-capacitor converters due to charging and discharging the substrate-
coupled parasitic capacitors. The bottom-plate capacitance can be expressed as
CBP = abpC, (2.24)
where ab can be above 10% depending on process technology. Techniques to reduce bottom-
plate losses and recover energy have been shown in [46]. Assuming a capacitor Ci is charged
to vi each cycle, the energy loss per cycle due to bottom-plate parasitics CBP can be give by
Civi
EBP a p - (2.25)2
Gate-drive loss
A third significant contributor to power loss and efficiency degradation is due to switching
the gate capacitances of the charge-transfer switches. The energy expended in switching the
gate capacitances of the charge-transfer switches every cycle can be given by
Es = CoxWTLV 2  (2.26)
where C0 , is the gate-oxide capacitance per unit area, WT is the cumulative width of switches
that are turned cycled, and L is the minimum channel length of the technology node in which
the switched-capacitor converter is implemented.
Control circuitry
The inherent loss mechanisms of switched-capacitor converters and on-chip implementations
motivates maintaining control circuitry overhead minimal to realize voltage regulation and
desired operation. Control circuitry losses are comprised of two components: (1) dynamic,
and (2) quiescent, which is dominantly due to leakage in all-digital control. Assuming no
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quiescent power consumption for all-digital control, the losses per cycle can be decomposed
and expressed as follows:
1
Ectri = CctrVs 2  + - (IeakVsup) (2.27)
where Cctri is the equivalent capacitance switched in the control circuit per cycle and 1 ieak is
the total leakage current consumed by the control circuitry.
2.3.7 An Efficiency Analysis of a Switched-Capacitor Converter
In this section, we provide a treatment of efficiency analysis of switched-capacitor circuits
using the results from the previous sections. This will provide guiding insights as to how
to balance the competing mechanisms of efficiency performance, current-handling capability,
and the the various loss mechanisms encountered.
A general expression for power efficiency can be expressed as
Pdelivered (2.28)
Psup + Psw + Pbp + Pctri
First, we derive a relationship between energy delivered to a load and energy supplied from
a source. To do this, we neglect operational and parasitic losses. It will be useful to recall
that VL and VNL can be expressed as
VL VNL - VA (2.29)
UNL o'i * Usup (2-30)
In addition, recall from Eq. 2.16, repeated here for convenience, the fundamental efficiency
limit due to conduction losses alone can be expressed as
VL
VNL
= 1- VA (2.31)
VNL
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Since r/= E we observe that the energy delivered to the load can be expressed as a linearly
scaled version of the energy extracted from the source as follows
VNL - VAEL = Esup .VNL (2.32)
VNL
In the previous section, we provided analytical expression for energy losses per cycle due
to bottom-plate effects, switching/gating losses, and control circuitry overhead. The power
delivered to the load is determined by the topology and equivalent resistance and is expressed
as
Pdelivered = VL * IL = (VNL - VA) -A (2.33)
Similarly, the power supplied from the source is given by
Psup - vsup - ai - IL = vsup * Req (2.34)
Req
The power lost due to bottom-plate parasitics depends on the switched-capacitor topology
and can be expressed as
Pbp = abpC - v(Ci, . .2 =sup - fs, (2.35)
where the voltage value v(aj, vsup, ... ) that the bottom-plate capacitor exhibits depends on
the topology. For a 1:1 topology, no bottom-plate effects are present since the parasitic
capacitor remains grounded in each cycle. On the other hand, for the 2:1 topology of Fig.
2-11, the top capacitor's bottom-plate parasitic is charged to VSUP/2 during #1 and discharged
to ground during #2 .
The gating loss can be estimated as
sW osup . f5= K . v 2s, s, (2.36)
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where n is the number of switched devices (assuming identical switches).
Finally, losses due to control circuitry can be express as
Pctri (Kc .VSup + Ileak - - f1) - (2.37)
where dynamic and quiescent components are expressed separately.
We can now take the losses into account to arrive at an expression for the overall efficiency.
after simplification, Eq. 2.28 becomes
v2 .V 2 P g
v [ 1+Ks. K +IVNLI *jisVSU VA pa SPV
~X<SP Re qO VU Req
V~ ~ ~ 
-1 f
K c - _ oIup' s leak Vsup fs -1
Vi - UP Reg 01i * Up Reg
VNL-VNL1 s s . (Ksw + Kbp - Kc) -+ - . ifeak . (2.38)
VNL [ ± 'L a 'L_
The expression shows the degrading effect of the various loss mechanisms and introduces
frequency dependence due to charging and discharging parasitic capacitors and switch gates.
We can calculate the efficiency of the 1:1 switched-capacitor circuit of Fig. 2-9 assuming
IL = 250pA, a charge-transfer capacitor C = 1nF, VL = 1V, Ks, = 340fF (W = 100pm,
Rsw = 2Q), Kc = 100fF, and 'leak = 0.1nA. Note that for the 1:1 case Kbp = 0. Fig. 2-15
plots the efficiency for vsup =1.2 V (blue), 1.8 V (orange), 2.3 V (red), and 2.8 V (brown) and
corresponding conversion ratios of ai = 1, 0.6, 0.5, and 0.4 respectively. The ideal efficiency
(i.e., low switching frequency) is determined by Eq. 2.31 and only takes conduction losses into
account. The switched-capacitor circuit used to generate the conversion ratios is discussed
in Chapter 4 and is carefully designed to provide multiple conversion ratios by selectively
activating switches (Table 4.2). It is interesting to note that both the rate of roll-off and
where the frequency of roll-off occurs is expected to be different for different conversion
ratios. The reason is simply due to the topology. Assuming operation in FSL and equal
switch resistances, a topology with less active switches (i.e., lower total switch resistance)
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Figure 2-15: Efficiency versus switching frequency for four input voltages and switched-
capacitor topologies (i.e., conversion ratios). Plots are shown for vsup =1.2 V (blue), 1.8 V
(orange), 2.3 V (red), and 2.8 V (brown) and corresponding conversion ratios of ai = 1,
0.6, 0.5, and 0.4 respectively. The switched-capacitor circuit used to generate the conversion
ratios plotted in Fig. 2-15 is discussed in Chapter 4 and is carefully designed to provide
multiple conversion ratios by selectively activating switches (Table 4.2).
during charge transfer results in higher efficiency over a wider range of switching frequencies;
however, from Eq. 2.13 we see that lower total switch resistance yields faster roll-off of the
hyperbolic-like function. For VL = 1V and vsup = 1.2V, 1.8V, 2.3V, and 2.8V, Eq. 2.31 yields
83.3%, 92.6%, 87%, and 89.3%, respectively.
In Fig. 2-16 we set Kbp = 0, ignore losses due to leakage, and fix vsu, = 1.8 V and
ai = 0.6 to illustrate the effect of the switch resistance Rs. on efficiency. We substitute
Eq. 2.18 into Eq. 4.10 to capture the dependence of switch resistance in the parameter K
(K ~ eRsw) as well as in Kw since R oc W. Clear trade-offs exist to guide the (1) sizing
of the gate switches, (2) switching frequency, and (3) load current. One such tradeoff is
area and switching frequency. If area needs to be minimized, small switch sizes are desired;
however, this yields larger values for Rw, limiting the switching frequency range that yields
high efficiency. The analytical models shown graphically in Fig. 2-12, Fig. 2-15, and Fig.
2-16 provide guidance for selecting the optimal operating conditions for a given technology,
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Figure 2-16: Efficiency versus switching frequency for various values of switch resistance on
a fixed topology. Smaller switches yield higher efficiency for slow switching but drop off in
efficiency faster due to rs. This affects load-handling as shown in Fig. 2-12 and it may be
better to use larger switches with lower resistances.
load current, input range, and switched-capacitor topology. For example, from Fig. 2-12, it
is noteworthy that operating above 10 MHz does not lead to any significant increase in the
load current for various values of Rs,. However, as seen in Fig. 2-16, the efficiency begins
degrade quickly depending on the switch resistance value.
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2.4 Summary and Conclusions
Switched-capacitor converters provide several advantages over linear regulators and inductor-
based topologies, and are suitable for integrated applications where area is scarce. This
chapter provided a treatment on modeling switched-capacitor circuits. An overview of the
fundamental efficiency limitations of switched-capacitor circuits and the inherent loss mech-
anisms were also provided to help guide design decisions for different applications. It was
shown that in order to increase the cycle efficiency of a switched-capacitor converter accom-
modating a wide-input-range, the conversion ratio must be made variable with the input.
This is the dual to varying the duty cycle of an inductor-based converter. Where high ef-
ficiency and wide-input-range is required and inductor-based topologies are not viable, a
switched-capacitor converter with multiple conversion ratios can be implemented to maxi-
mize the cycle efficiency for a given number of capacitors and switches.
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Chapter 3
Energy Management System for
Bio-Implants Using Ultracapacitors in
180-nm CMOS
Trends in the medical industry have created a growing demand for implantable devices.
While traditionally relying on batteries as energy storage elements, there is emerging interest
in using high-density energy storage elements, such as ultracapacitors [27]. Ultracapacitors
lack the energy density of batteries, at present falling short by approximately an order
of magnitude. However, they have several compelling advantages. Chief among them is
the promise they hold of being integrated on a chip as indicated in research in carbon
nanotube based ultracapacitors in [1]. In addition to the potential for an extremely small
form factor, ultracapacitors feature: high power density, a practically unlimited number of
recharge cycles, extremely rapid recharging, and a direct relationship between the terminal
voltage and its state of charge.
In this chapter we present energy management and low-power techniques to help solve
the engineering challenges posed by using ultracapacitors for energy storage. We present an
energy management integrated circuit (EMIC) example towards the end of the chapter [47].
A major problem with using any capacitor as an energy source is the fact that its voltage
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drops rapidly with decreasing charge. This leaves the circuit to cope with a large supply
variation and can lead to energy being left on the capacitor when its voltage gets too low
to supply a sufficient supply voltage for operation '. The chip presented in this chapter
has a switched-capacitor (S.C.) DC-DC converter to regulate the output voltage, which is
referenced to a bandgap reference that draws less than 4 nW. In addition, rather than use a
single ultracapacitor, we demonstrate higher energy efficiency by splitting a single capacitor
into an array of capacitors that are progressively reconfigured as energy is drawn out. Finally,
we take into account the "start-up" problem, or restoring charge to an ultracapacitor array
that has completely lost charge after being implanted. The energy management IC described
in this chapter is able to recharge from RF energy coupled into an antenna, even from the
zero-charge state.
3.1 Mitigating Capacitor Voltage Discharge Charac-
teristic
Ultracapacitors can serve as viable energy storage elements for diverse applications. Using an
ultracapacitor to power portable electronics is not a new idea. In particular, ultracapacitors
have been used as intermediate energy storage elements in audio and other applications
[48,49]. In general due to their high power densities, ultracapacitors have enjoyed a niche
position in the automotive and aviation industries. For similar reasons, they have also served
as secondary sources, surge-protectors, or high power density components [50-52].
From a circuit's point of view, the main advantage of using batteries lies in the constant
voltage versus time characteristic. Fig. 3-1 shows typical voltage versus time characteristic
for the LiMgO 2 (manganese dioxide lithium) coin cell battery in Table 1.1. From the Ragone
plot of Fig. 1-2, current commercial ultracapacitors fail to match the energy densities of
batteries. Therefore, the voltage drop across a capacitor starts sooner when compared to a
similarly sized battery. In order to use capacitors to approximate a battery's voltage versus
1Note that 100 mV left on a 1 F ultracapacitor translates to 100 mJ, enough to power a 10 pW implant
for almost 3 hours.
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time characteristic, special care must be taken to mitigate the sagging voltage versus time
characteristic.
60-
2.5 6'
2.0 20'C
O'C
00 250 500 750 1000 1250
Duration(h)
Figure 3-1: Voltage characteristics for manganese dioxide lithium coin cell battery illustrating
the ability of the battery to maintain a steady voltage over its lifetime.
The issues that accompany employing ultracapacitors as power sources are a fundamental
consequence of the linear voltage drop due to a constant current draw. The relatively low
energy densities together with the linear characteristic pose barriers for the feasibility of
ultracapacitors as power sources where a constant voltage level is important for performance.
If instead of using a single component, however, a bank of ultracapacitors are used, stacking
of individual capacitors legs allows a bank to maintain a voltage level even as the energy is
drained. This in turn increases the operational time of circuits relying on a reference voltage
range. Fig. 3-2 illustrates this idea. Initially, the four parallel capacitors are charged to voc.
In this configuration, the most amount of energy is present and given by Einit= 2Cvc. Once
vuc(t) drops below the lower threshold, the array stacks. For the example shown, stacking
occurs in two steps. The number of stacking steps, capacitor legs, and the number of switches
required depends on the acceptable energy utilization and output voltage variation. These
are discussed in the next sections.
From Fig. 3-2, we can see it is possible to obtain arbitrarily small voltage variations in a
bank with n elements. Practically speaking, this can result in prohibitively large banks (see
Fig. 3-3). Yet, combining ultra-low power techniques with an appropriate stacking discipline
enables moderate values for ultracapacitors ( 1-100mF) to approach feasible sizes. This was
previously unimaginable for on-chip applications due to area limitations. The integration of
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Figure 3-2: Illustration of stacking of capacitors for mitigating the voltage droop charac-
teristic of capacitors as energy storage alternatives to batteries. Intelligently stacking the
capacitor legs could allow prolonged operation for powered electronics as well as use more of
the energy stored initially. The number of stacking steps, capacitor legs, and the number of
switches required depends on the acceptable energy utilization and output voltage variation.
ultracapacitors for on-chip applications storing enough energy to power a medical implant
between recharge cycles has been demonstrated [27].
Figure 3-3: Interconnection of commercial, discrete ultracapacitors to form banks in order
to minimize voltage variation and/or maximize energy utilization.
3.1.1 Energy Utilization
Consider the commonly encountered architecture employing ultracapacitors of Fig. 3-4.
The power converter regulates the output voltage level and compensates for variations on
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17+
the ultracapacitor bank voltage due to charging and discharging. If the maximum voltage of
an ultracapacitor bank is vinit and the power converter operates down to Vfinal (vinit > Vfinal),
then the energies remaining and used, respectively, on the ultracapacitor bank toward the
end of the operating input range are given by
Single Power
Ultracapacitor Converter Load(i.e., Buck, Boost)
Figure 3-4: Common power converter architecture using static or single ultracapacitor. The
power converter regulates the output voltage level and compensates for the voltage variation
on the ultracapacitor bank voltage due to charging and discharging. The drawback of this
approach is that once the voltage level of the single ultracapacitor drops below a certain
level, subsequent electronics including the power converter, may no longer operate correctly.
1
Efina = -C V nai (3.1)2
Euc 1 - vinai) (3.2)2
Efinal can be substantial amount of energy.
For certain applications, the voltage drooping may be tolerable provided the power con-
verter operating input range is large enough. In particular, in applications where area/weight
considerations are immaterial, large ultracapacitor banks may be constructed to supply any
load for a predetermined period. Resorting to larger banks, however, does not result in
improved efficiency, which is an inherent problem of using a static ultracapacitor bank. By
implementing a reconfigurable bank scheme as shown in Fig. 3-5, stacking mitigates these
issues. Referring to Fig. 3-2, assuming all the ultracapacitors are equal in size and with
Vinit = 2Vfinal, stacking results in utilization of 98.4% of the total energy initially stored on
the ultracapacitors. This is a 31% increase in energy utilization. In general, the energy
utilization from stacking can be computed as
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Load
Figure 3-5: Energy management scheme adopting a reconfigurable ultracapacitor bank. A
reconfigurable scheme mitigates the voltage droop resulting from draining energy out of the
capacitors and can increase the energy utilization.
/EU= Edelivered -1- 1 - vuc,min 2 (3.3)E0  2 2(N-1) Vuc,max /
where n is the number of capacitors in the array, and assuming the binary stack discipline as
shown in Fig. 3-2. Eq. 3.3 shows that increasing n results in improved energy efficiency. Re-
ducing Vfinal also yields greater energy efficiency; however, there is a lower limit of Vfinal set by
the headroom requirements of the circuits powered by the capacitor array. The implications
of the stacking discipline adopted are important and application-driven [6,47]. Important
considerations include number of switches, energy utilization, and permissible voltage vari-
ation at the output. The next section provides a discussion of these considerations.
From Eq. 3.3 it is clear that there is a trade-off between the capacitor array size and
the maximum energy efficiency that is achievable when using reconfigurable ultracapacitor
banks. In other words, to first order there is no tradeoff between efficiency and area if one
keeps the total capacitance the same. For instance, in using a single 4F capacitor versus
four IF capacitors, the total area remains the same, but the energy efficiency of the four
capacitor array is far superior. Therefore, for a fixed area, one might be tempted to increase
the number of capacitors, n, in the array. First, this is the same as reducing the unit size,
which may be limited by a particular process. Second, as n increases, stacking transitions
occur more frequently as the capacitance decreases. Thus, a suitable array size with a
manageable number of transitions that minimizes overhead in switches and control circuitry
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might be four unit size capacitors.
Depending on the application and CMOS technology being used, a drawback of using
ultracapacitors is that the substrates impose a maximum voltage of 2-3 V. In environments
with loose supply requirements, the static configuration shown in Fig. 3-4 serves as a fea-
sible solution. Current trends in integrated circuit design, however, aim toward aggressive
reductions in the supply voltage. Unlike a high-voltage situation [50-521, typical sub-micron
CMOS voltage supply levels (VDD < 1.8 V) do not afford power converter topologies large
dynamic ranges. Moreover, lifetime is a critical specification. Assuming an average load cur-
rent of Iload, and neglecting power converter and control losses, the time the ultracapacitor
can power the load for is given by
tload = C (Vinit - Vfinal) (3.4)
load
From Eq. 3.4, it is clear that tioad suffers significantly from the reduced dynamic range
afforded by a static ultracapacitor bank. The meager operating time of the architecture
in Fig. 3-4 drives the need for a larger bank. Alternatively, this motivates the design
of higher energy density ultracapacitors or circuit solutions that maximize the amount of
stored energy on the ultracapacitor(s). Finally, it is worthwhile to note that batteries too
w
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Figure 3-6: Duracell alkaline-manganese dioxide battery typical voltage profile under dif-
ferent modes of discharge. (R - constant resistance, C - constant current, P - constant
power)
leave a substantial amount of energy unused. Fig. 3-6 shows the discharge characteristic for
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a Duracell battery. Extrapolating from the constant current curve, one can see that nearly
half of the energy goes unused due to the quick drop in voltage after a certain service period.
This is a major advantage of shifting to reconfigurable capacitor banks.
3.1.2 Stacking Discipline Considerations
The implications of the stacking discipline implemented for maximum energy utilization is
important and application-driven [6]. Table 3.1 tabulates the key tradeoffs encountered for
various stacking discipline options. It can be seen that increasing the resolution and number
of stacking steps increases energy utilization; however, this introduces more complexity (i.e.,
larger number of switches). For example, going from an 4-2-1 topology to a 8-4-2-1 topology
increases the energy utilization from 98.44% to 99.61%. The corresponding increase in
number of switches, however, more than doubles. The increased energy utilization may not
be worthwhile unless it offsets the accompanying power consumption due to the increased
complexity.
Table 3.1: Comparison of stacking discipline topologies [6]
Topology Number of [% Energy Voltage vari- Number of leg ca-
switches Utilization ation pacitors
2-1 3 93.75 1/2 1
4-2-1 9 98.44 1/2 1
8-4-2-1 21 99.61 1/2 1
3-2 5 80.25 1/3 2
4-3-2 12 88.89 1/3 3
6-4-3-2 22 95.06 1/3 2
4-3 7 68.36 1/4 3
5-4-3 16 79.75 1/4 12
6-5-4-3 27 85.94 1/4 10
8-6-5-4-3 41 92.09 1/4 15
Another important consideration is the voltage variation at the output of the capacitor
array. This consideration influences the design of the subsequent power converter stage. The
observation here is that for the same number of stacking steps, increasing the number of legs
reduces the voltage variation at the expense of reduced energy utilization. For example,
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consider the 4-2-1 and 4-3-2 topologies where both have two stacking steps. The 4-3-2 topol-
ogy has a lower voltage variation of 33% compared to 50% in the 4-2-1 topology. However,
the energy utilization of the 4-3-2 topology is 88.89% compared with 98.44% of the 4-2-1
topology. In general, complexity and area provides tighter voltage regulation and energy
utilization.
3.2 Feasibility Analysis of Stacking Capacitors
Section 3.1.2 showed that energy utilization, voltage variation, and complexity are tightly
coupled. We saw it possible to achieve upwards of 98% energy utilization with four capacitor
legs and a moderate number of switches. An ideal energy management system consists of
a series connection of a high energy utilization block as well as a high efficiency power
converter. What is needed following a high energy utilization block is a way to process
energy efficiently so as to present a steady voltage to load electronics. In other words, can
voltage variation and energy utilization be isolated? As a sanity check, we can determine the
minimum efficiency needed from the lossless converter to make stacking of an ultracapacitor
array worthwhile.
Static
Ultracapacitor Lossless power
Arrayconverter LArrayL
0
a
d
Figure 3-7: An energy utilization scheme using a static ultracapacitor array that achieves a
maximum total efficiency of 75% (Vanai = 0.5vinit).
Beginning with the static ultracapacitor setup shown in Fig. 3-7, we assume 100% power
efficiency of the power converter with an initial voltage that is half the final voltage. In this
case, 75% of the energy remains when the final voltage is reached. Therefore, this setup can
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achieve a theoretical efficiency of 75%.
Figure 3-8: An energy utilization scheme using a dynamic ultracapacitor array that achieves
a maximum total efficiency of 98% (Vfinal = 0.5vinit).
In the dynamic, or stacking, ultracapacitor case, it is possible to utilize 98% of the energy
stored in the array. With a 100% efficient power converter this yields a theoretical total
efficiency of 98%. Now, with the static ultracapacitor setup as a baseline, the relationship
to the minimum efficiency required of the DC-DC power converter in the dynamic setup is
given by
Energy utilization efficiency x min (Average Efficiency of power converter) > 75%
Thus, for example, in order for the 4-2-1 topology of Table 3.1 with 98% energy utilization
to be worthwhile, the minimum average efficiency of the DC-DC power converter is 76.5%.
3.3 System Architecture
The architecture for the energy management IC that implements the reconfigurable ultraca-
pacitor bank and power converter is shown in Fig. 3-9. The general operation of the EMIC
is illustrated in Fig. 3-10. During normal operation, the S.C. converters step down the ul-
tracapacitor bank and reference voltages to a1 and a 2, respectively. When discharging, once
ai falls below the stepped down reference, a2, the comparator trips and the digital logic re-
configures the switch matrix. A similar procedure follows during charging, in which case the
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comparator trips once ai > a2 resulting in unstacking. A 4-stage synchronous rectifier [4] is
connected to the ultracapacitor bank during wireless recharging in the 900 MHz band. The
circuit implementation of the various blocks are presented in the following sub-sections.
F I--- ------ -- - - - - - - - - - -
<
> lNon-Ov I LOAD
N On-chip
Figure 3-9: Energy management chip architecture that implements a reconfigurable ultraca-
pacitor bank to demonstrate improved energy utilization.
The load is driven by the output of a 1.5-MHz switched-capacitor regulator whose level
is controlled by a 1-V reference voltage generated by the bandgap reference (BGR). In a
circuit environment such as this where the supply voltage varies significantly (the supply
voltage here is the output of the ultracapacitor array), the BGR provides a stable reference
useful for controlling the switch matrix of the reconfigurable capacitor bank. Since the BGR
is the only static power draw in the entire architecture, we exploit the fact that the reference
is only needed to drive transistor gates to allow us to operate the BGR at <4 nW for the
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Figure 3-10: Operation of the energy management chip using stacking of capacitors to max-
imize utilization of the stored energy. For the energy management chip of Fig. 3-9, the
thresholds VDD,CAP,max and VDD,CAP,min are 2.5 V and 1.25 V, respectively. The discharg-
ing and charging sequences are shown on the bottom figures. When the lower threshold,
VDD,CAP,max, is reached during discharging, the capacitors stack. Similarly, during charging
a threshold is set between VDD,CAP,max and VDD,CAP,min to trigger unstacking.
highest ultracapacitor voltage of 2.5 V 2.
Referring to Fig. 3-10, assuming all the ultracapacitors are equal in size and with
VDD,CAP,max = 2 VDD,CAP,min, our stacking strategy results in utilization of 98.4% of the total
energy initially stored on the ultracapacitors. In this stacking discipline, moving from one
configuration to the other either halves or doubles the number of parallel branches, and is
conveniently implemented when the total number of capacitors is a power of two. If this
2The ultracapacitors that we used (the Maxwell Technologies PC5 series) are rated for 2.5 V.
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convention is followed, we may re-write from before the energy utilization that results as
_ Edelivered 1 - VDD,CAP,min 2 (3.5)C EO 22(N-1) VDD,CAP,max /
where N is the number of distinct stacking configurations and EO is the total stored energy.
In practice, VDD,CAP,max is set by dielectric breakdown in the ultracapacitors, and VDD,CAP,min
is set by the minimum input voltage of the S.C. regulator.
3.3.1 Circuit Implementation
Rectifier
The rectifier in Fig. 3-9 consists of a four-stage cascade of a four-transistor synchronous
rectifier cell. Synchronous rectifiers are more efficient than their diode-based counterparts.
Fig. 3-11 is a schematic the basic unit cell. Fig. 3-12 illustrates the basic operation of
VRF
-VL VH
Figure 3-11: 4-transistor unit cell for synchronous rectifier topology. With a large enough
input, the transistors operate as switches and only one pair of opposite devices conduct at a
time.
a unit cell with VRF assumed to be a square-wave input. With a large enough input, the
transistors operate as switches and only one pair of opposite devices conduct at a time.
The key to achieving rectification is that current flows in the same direction during both
half cycles, thus a DC voltage develops across a load connected between VH and VL. In
general, Vut = (VH - VL) (2VRF - Vdrop). The quantity Vrop represents losses due to
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switch resistance and reverse conduction. Vdrop increases as the load current increases and
VRF decreases. The behavior with a sinusoidal input is similar, but the efficiency will be
lower (i.e., output resistance will be higher) since the devices only turn on for part of the
input cycle.
-Vpk
Vout
+Vpk +V pk
(a) Rectifier unit cell with large square- (b) For each half cycle, only two conduct-
ing devices are turned on.
Vout
RON,p
'+Vpk
by its on (d) The current flows in the same direc-
tion through the load during both half cy-
cles.
-Vpk
Vout
(e) The DC voltage
can be expressed
Vout,pk - 2Vpk RonR ,
as
Figure 3-12: Basic operation of rectifier unit cell.
In order to increase the DC voltage obtained at the output of the rectifier, we may cascade
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wave input.
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VPk b Vout Vpk
RONp
+V pk
(c) Each device can be replaced
resistance, Ron.
Vpk
VRF
VDC
*
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Figure 3-13: Cascading rectifier cells in order to increase the DC voltage obtained at the
output of the rectifier. The circuit behaves as a charge pump voltage doubler. In practical
implementations, body bias effects reduce increases in the output voltage.
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Figure 3-14: Simulation for N = 5 rectifier stages with IL = 100 nA, CL =lpF, Pi = 0
dBm, and Vout,ma = 2.3 V. The degradation due to body bias effects with each added stage
is evident and increases in the output voltage are limited.
N cells in series as shown in Fig. 3-13. Thus the circuit behaves as a charge pump voltage
doubler. Fig. 3-14 simulates a rectifier cascade with N = 5. For N stages, we expect the
output DC voltage to be Vut = N - (2vRF - Vdrop); however, in practical implementations,
Vout is generally found to be lower. This is because Vdrop is not constant and increases with
subsequent cells due to body bias effects.
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Stage 5
Stage 4
Stage 3
Stage 2
Stage 1
Dynamic Comparator
As seen in Fig. 3-9, the comparator's function is to provide coarse comparison (1-bit ADC) of
the voltage levels at the output of the ultracapacitor bank and at load voltage. The topology
of Fig. 3-15 works well for signal differences that are tens of millivolts. The outputs change
on the rising edge of the clock signal. It should be noted that if the inputs become too large,
the input devices move deep into triode operation. When this occurs, the small differences in
their channel resistances adversely affect the quality of the comparator's decisions, resulting
in comparison resolutions on the order of 100-200 mV. For the purposes of the EMIC, if
we assume the energy consumption from the ultracapacitor bank is low enough, this is not
a major concern since under normal operation comparisons happen infrequently. If the
CLK CLK
CLK CLK
Figure 3-15: Clocked comparator used to provide coarse comparison of the voltage levels at
the output of the ultracapacitor bank and the load voltage in order to determine when to
stack/unstack.
comparison resolution is intolerable for a particular application, the topology in Fig. 3-16
may be used instead. The differential amplifiers function as pre-amplifiers and remove the
need for the triode-susceptible input devices. Now, instead of steering voltage differences, the
circuit steers currents from one side of the cross-coupled latch to the other. Fig. 3-17 shows
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the operation of the comparator of Fig. 3-15. For high inputs the comparator demonstrates
proper operation; however, as the inputs near the threshold voltage of the input transistors,
the comparison decisions become inaccurate.
CLK
1[-1CLK
CLK
VP
Figure 3-16: Improved wide-swing clocked current-mode comparator that provides finer
resolution comparisons by using a pre-amplifier stage.
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Figure 3-17: Simulation of dynamic comparator of Fig. 3-15.
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Ultra-low Power Bandgap Reference
In an environment where the power supply can vary significantly, a bandgap reference (BGR)
circuit provides a stable reference. This reference is useful for controlling the switch matrix
of the reconfigurable capacitor bank and deriving a known voltage for supplying the load.
The BGR Vref generator must create a well-regulated supply voltage for any variations of
voltage, process, and temperature, because other circuitry operate based on the reference
voltage. Threshold-voltage K/h-referenced generators, and BGR generators are common. The
Vh-referenced generators are easy to design but the output voltage has a large temperature
coefficient and suffers from process fluctuation. Since the threshold-voltage of MOS tran-
sistors has a negative temperature coefficient around -2 mV/ 0 C, the th shift is as large
as 40 mV in a junction-temperature range from 20'C to 40'C. For many applications it is
necessary to combine Kh with complementary circuitry to provide compensating (positive)
temperature coefficient. The BGR utilizes the base-emitter voltages, VBE, of a bipolar tran-
sistor (forward voltages of diodes). It features a small dependency on temperature or process
fluctuation. Parasitic bipolar transistors fabricated with CMOS process, instead of a bipolar
process, are usually used for process compatibility.
Fig. 3-18 shows the circuit implementation for a nano-power BGR using diode-connected
NMOS devices to act as large resistors [53]. The cascode mirror devices (M5 - Ms) keep
the currents in Q1 and Q2 identical. The mirrored current in Q3 is scaled-up increasing the
channel width of M10 and Mul in order to minimize the effects of recombination-generation
in the space charge regions. The PTAT current, ii, is generated by the difference in emitter
areas between Q1 and Q2, resulting in AVBE. The AVBE created counteracts the CTAT
characteristic of Q3's base-emitter voltage. The diode-connected MOS resistors, RMi and
RM 2, serve to reduce the static power draw but also introduce a temperature dependence.
Implementing the resistors with active elements introduces a deviation from the typical VBE
(CTAT) and AVBE (PTAT) characteristics, shown in Fig. 3-19. This is because the NMOS
devices, operating in the weak inversion regime introduce additional strong temperature
dependence via their drain current, ID.
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Figure 3-18: Bandgap reference circuit implementation. The highlighted devices act as large
resistors that limit the quiescent power consumption.
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Figure 3-19:
and PTAT bl
General
ocks are
bandgap reference block diagram. Ideally, the combination of CTAT
combined to generate a reference with zero temperature coefficient.
The strong temperature dependence poses trade-off challenges between the temperature
coefficient, the PSRR, output resistance, and power consumption of the topology in Fig.
3-18. The devices in Fig. 3-18 are sized to minimize the degradation in the temperature
87
coefficient introduced by the additional NMOS devices. Fig. 3-20 shows the response of
Vref to sweeping VDD. We observe that Vref does not settle until VDD exceeds ~ 1.1 V.
This is because since Vref is inevitably close to the Si-bandgap voltage (~ 1.1 V at room
temperature), therefore VDD must be higher than 1.1 V for steady-state. Fig. 3-21 shows
the start-up transient behavior of the BGR with a 1 pF load capacitance. Finally, Fig.
3-22 shows the temperature-dependence of Vref. For the range of interest for most medical
applications (20-40 C), the supply varies by 27 mV. Higher precision can be obtained at the
expense of complexity and power [54].
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Figure 3-20: DC sweep of VDD for ultra-low
1.1 V. The power consumption is less than
power bandgap reference. Vref settles with VDD >
4 nW at the highest VDD level.
For further power reductions we may introduce power gating as shown in Fig. 3-23. By
duty cycling the BGR in this way, the savings are proportional to the period of the power
gating clock. Moreover, as discussed in Section 3.3.1, the BGR is only used to provide a
reference input to a dynamic comparator, duty cycling is determined by the frequency of
comparisons.
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Figure 3-21: Bandgap reference transient simulation with CL = 1 pF illustrating the time
for Vref to settle.
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Figure 3-22: Bandgap reference temperature sweep. Over the temperature range of interest
for in-body/near-body applications (20-40'C) the references varies less than Av = 27 mV.
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Figure 3-23: Block diagram illustrating how to duty cycle the BGR in Fig. 3-19 in order to
further reduce the power consumption.
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Switched-Capacitor DC-DC Converters
The switched capacitor converter circuits used in the switched regulator and at the input
of the comparator are shown in Fig. 3-24. Switched capacitor converters offer improved
efficiencies as compared to linear regulators [55]. Moreover, using integrated capacitors
circumvents the need for large on-chip inductors, thus saves in area.
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.....o VL
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(a) 1:1 switched-capacitor con- (b) 2:1 switched-
verter used in switched regulator to capacitor converter
maintain VL = Vref. used to compare the
ultracapacitor voltage
with jVL to determine
when to stack/unstack.
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(c) 5:2 switched-capacitor converter
used to step down the ultracapacitor
voltage for comparison against VL to
determine when to stack/unstack.
Figure 3-24: Switched-capacitor converters used in the EMIC test chip.
Fig. 3-25 is a block diagram implementing the switched regulator shown in Fig. 3-9.
Fig. 3-26 show simulation results with Vref 1 V and vuc = 2 V. The output load voltage
is compared to the bandgap reference voltage. When the output voltage drops below Vref
the comparator trips and generates 50% duty-cycled, non-overlapping clock signals that
drive the 1:1 switched-capacitor converter. Fig. 3-27 is the circuit implementation of the
non-overlapping clock block.
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Figure 3-25: Switched regulator implementation using negative feedback to regulate output
voltage. The output load voltage is compared to the bandgap reference voltage. When
the output voltage drops below vref the comparator trips and generates 50% duty-cycled,
non-overlapping clock signals that drive the 1:1 switched-capacitor converter.
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Figure 3-26: Simulation of switched regulator and S.C. converters of Fig. 3-24. a1 and a2
are the outputs of the 5:2 and 2:1 S.C. converters of Fig. 3-24, respectively.
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Figure 3-27: Non-overlapping circuit implementation used to generate the non-overlapping
signals to drive the switches of the 1:1 switched-capacitor converter in the switched regulator
of Fig. 3-25.
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Digital Control
In order to provide the control signals for the switch matrix while minimizing power overhead,
a digital state machine can be implemented. Fig. 3-28 shows a block diagram of the state
machine to control the switch matrix. Asserting clr low serves as a reset signal and configures
the capacitor bank into an all-parallel configuration. The signal clk, fsm pulses to indicate
when to stack/unstack by keeping track of the current state of the ultracapacitor bank
switches as well monitoring the voltage level of the ultracapacitor bank.
Ir = 0
clk,fsm = 1
charge-select = 1
clk,fsm = 1
charge-select = 1
Figure 3-28: Block diagram of finite state machine to control switch matrix.
The state machine is implemented using the custom logic shown in Fig. 3-29. The logic
used for stacking/unstacking are shown and the signal charge-select drives a multiplexer
that selects the operating mode. Level-shifters are used to raise the voltage level to drive
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ultracapacitor switches and switched-capacitor converter switches. To reduce the C . V2
energy, the digital logic operates on a lower supply, (VDD,L) derived from the ultracapacitor
bank and the 2:1 switched-capacitor converter. Fig. 3-30 shows the simulated behavior of
the digital control of the EMIC. The operation begins with charge-select asserting low.
Following the FSM clock signal, it can be seen that two transitions occur as indicated by
the stater-EB and state2-FCb signals. When charge-select asserts high, the unstacking
sequence occurs. This is indicated by the two transitions in each of the corresponding digital
signals.
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(a) Custom logic to generate the state machine
clock signal for stacking/unstacking (clk, fsm).
The signal charge-select selects the operating
mode.
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(b) State machine logic that keeps track of the ultra-
capacitor bank switch configuration. The logic is run
on a lower supply voltage, VDD,L, in order to minimize
dissipation. The level-shifters provide the drive to the
ultracapacitor switches.
Figure 3-29: Custom logic that implements the state machine to control stacking/unstacking
of the ultracapacitor bank. 96
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Figure 3-30: Operation of energy management chip and switch matrix state machine control.
The state machine clock triggers configuration changes of switch matrix depending on the
voltage, vuc, of the ultracapacitor bank, a reset signal (clr), and the charge-select signal.
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3.4 Measurement Results
Conversion efficiency measurements are shown Fig. 3-31 as a function of output load power
for measured versus simulated data for a clock frequency of 1.5 MHz. A peak efficiency
of 51% was measured with a load of 63 pA at 1 V±10 mV. This efficiency is comparable
to the 56% achieved in [56] for 100-250 nW loads, which was designed for battery-powered
(e.g., lithium based thin-film) biomedical implant applications. However, the architecture
does not lend itself to wide-ranging input voltages. As will be discussed in Chapter 4, the
efficiency of the test chip presented here is limited by the linear regulator characteristic of
the switched regulator from using a single conversion ratio switched-capacitor converter.
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Figure 3-31: Conversion efficiency of measured versus simulation for
efficiency of 51% is measured.
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1.5V Measured
1.5V Simulated
fclk = 1.5 MHz. A peak
Operation of the IC was confirmed using 5-F ultracapacitors from Maxwell Technologies.
These capacitors have 0.18 Q of series resistance, and 40 pA of leakage current. The voltage
ripple at the output of the power converter depends on comparator clock rate as compared
to the current draw and capacitance at the load. The higher the current demand and/or
the smaller the capacitance, the higher the clock rate necessary for a given ripple. Fig. 3-32
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illustrates this, where the clock has been greatly slowed to 50 kHz for illustration purposes.
The current draw is 150-200 nA, and the capacitance is 200 pF±5%. Based on these numbers
we expect a ripple on the order of 200 mV, which is what we observe from the measurements
in Fig. 3-32.
The stacking and unstacking operations are shown in Fig. 3-33. Four 300-pF electrolytic
capacitors are used for practical reasons and for purposes of illustration. Notice that the
charging behavior starts successfully even when the ultracapacitor array is almost fully dis-
charged (see Fig. 3-33 upper right). This is possible because the rectifier is connected
directly to the output of the ultracapacitor array. Once the ultracapacitor output exceeds
1.2 V, the BGR and the switched regulator begin to function. The fabricated chip occupies
a total area of 1.82 mm 2 (1.3 mm x 1.4 mm) with a 0.39 mm 2 active area. Fig. 3-34 shows
the IC die photo.
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Figure 3-32: Illustrating the dependence of output ripple on clock frequency, current draw,
and load capacitance on the power converter. The graphs show the load voltage output for
1.5 V and 2 V input. The topology for the comparator is shown on the right.
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Figure 3-33: Stacking and unstacking operations during
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Figure 3-34: Die photograph of test chip in 180-nm, 5-V CMOS process.
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3.5 Summary and Conclusions
This chapter presented an energy management integrated circuit (EMIC) to allow low-power
systems, such as biomedical implants, to optimally use ultracapacitors instead of batteries
as their chief energy storage elements. The chip, fabricated in a 180-nm CMOS process,
consists of a switched-capacitor DC-DC converter, a 4-nW bandgap voltage reference, a
high-efficiency rectifier to allow wireless recharging of the capacitor bank, a switch matrix,
and digital control circuitry to govern the stacking and unstacking of the ultracapacitors. It
is shown that the stacking procedure allows for more than 98% of the initial energy stored in
the capacitors to be removed before the output voltage drops unsuitably low. The DC-DC
converter implemented in this chapter is limited to a single conversion ratio and achieves
a peak efficiency of 51%. For loads between 10 and 100 pW the chip operates for input
voltages between 1.25 and 2.5 V. In the next chapter, techniques to increase the conversion
efficiency of the switched-capacitor DC-DC converter stage are presented.
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Chapter 4
Wide-input-range Switched-capacitor
DC-DC Converters
This chapter discusses design considerations and techniques for wide-input-range energy
management circuits and the implementation of a switched-capacitor converter with a peak
efficiency of 90%. The fabricated IC allows low-power systems, such as biomedical implants,
to optimally use ultracapacitors instead of batteries as their energy storage elements. Fabri-
cated in a 180-nm CMOS process it consists of a switched-capacitor DC-DC converter with
multiple conversion ratios, a switch matrix to control the configuration of an ultracapacitor
array, and digital control to govern charging and discharging of the energy bank. A stacking
procedure allows for more than 98% of the initial energy stored in the ultracapacitors to be
removed before the output voltage drops unsuitably low for circuit operation. The DC-DC
converter efficiency does not fall below 70% for loads between 20 and 250 pW and operates
for input voltages between 1.25 and 3 V.
For bio-implantable devices that require the absolute smallest form factor, it is desirable
to have on-chip energy storage capability. Recent advances in ultracapacitor research suggest
that these devices may soon be suitable for on-chip implementation [27]. Indeed, ultracapac-
itors have several compelling advantages: a practically unlimited number of recharge cycles,
extremely rapid charging, and a direct relationship between the terminal voltage and its
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state of charge.
Ultracapacitors have one glaring drawback, which is that the terminal voltage drops off
aggressively as the energy is drained (V - E). This stands in unpleasant contrast to
batteries, where the output voltage stays relatively steady over a useful range of the state of
charge. To deal with the aggressive voltage droop of ultracapacitors, we introduced a stack-
ing ultracapacitor bank concept in [47). However, that implementation suffered an efficiency
penalty by using a switched-capacitor (S.C.) voltage regulator with only a single conversion
ratio. In this implementation, we introduce a better solution that preserves efficiency per-
formance by using a multiple conversion ratio switched-capacitor voltage regulator. At any
given input voltage from the ultracapcitor array, the switched-capacitor voltage regulator is
configured to maximize efficiency [44].
4.1 System Architecture & Operation
Fig. 4-1 shows the architecture for the energy management IC. The load voltage, VL, is
compared to the output of a nano-power bandgap reference, Vref. If VL drops below the
specified level, the comparator trips and generates 50% duty-cycled, non-overlapping clock
signals #1 and 2. These signals are buffered through the tapered gate drivers in order to
effectively drive the switches of the switched-capacitor converter.
In order to increase the efficiency, the conversion ratio of the switched-capacitor converter
is selected such that the product of the conversion ratio and vuc is as close to the desired VL
as possible. From there, burst-mode control is used to fine-tune the desired output voltage
and reduce power consumption. A 5-bit SAR ADC digitizes vu, and compares the digital
word to pre-stored values in a look-up table (LUT) in order to select the most appropriate
conversion ratio. The range of vuc is kept below 2.5 V as a compromise between implementing
the ultracapacitor bank switches using 5 V devices from a 180-nm process, and over-stressing
the ultracapacitor dielectric material, which has a nominal 2.5 V breakdown voltage.
104
Ultracapacitor Array
x Level-I
< ShiftersI
Gate
6 ~ Dnvers
T TT T uc
Start-up
Circuitry 1 Multi-Convers
CLK Ratio Switche
GEN Capacitor
LUT ef 2 Converter
Voltage Regulator
Figure 4-1: Architecture for energy management chip including a switched-capacitor con-
verter capable of providing multiple conversion ratios. This helps improve the efficiency
performance for wide-range input voltages.
4.1.1 Switched-Capacitor Converter Efficiency Considerations
By conservation of energy, the fundamental efficiency limit due to conduction losses is deter-
mined by the ratio of the loaded output voltage, VL, and the ideal, no-load output voltage,
VNL This is discussed in Chapter 2 and Section 4.1.2. From a physical basis, S.C. converters
are fundamentally current converters since they split up charges across capacitors by process-
ing a current signal. Therefore, the efficiency of switched-capacitor converters is inversely
related to the output regulation capability for a given conversion ratio.
S.C. converters are more challenging to implement than inductor-based converters be-
cause they have an ideal efficiency of 100% at only one conversion ratio. Different conversion
ratios are possible using reconfigurable topology techniques [57], but the efficiency suffers
according to VL/VNL, where VL is the load voltage that is actively maintained, and VNL is the
output voltage at which the S.C. converter would be 100% efficient. Fig. 4-2 illustrates the
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efficiency of a 1:1 S.C. converter whose output is actively maintained at 1 V. The efficiency
is the highest for an input voltage of 1 V, and decreases monotonically as the input voltage
increases. Section 4.1.2 provides more detailed efficiency analysis.
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Figure 4-2: Efficiency verus input voltage for a 1:1 S.C. converter. The output voltage is
assumed to be maintained at 1 V through some form of feedback control. The efficiency
performance is analogous to a linear voltage regulator. High-efficiency is limited to a very
limited range of input voltages.
4.1.2 Efficiency Analysis
Successful use of an ultracapacitor array is measured by how much of the energy from the
array is actually delivered to the load circuit. As has been shown in [47], the stacking
discipline employed results in 98% of the energy removed from the capacitor array. Between
the capacitor array and the load circuit that consumes the energy, it is practical that there be
a voltage regulator because most circuits consume constant current or, even worse, increase
their current draw in response to an increase in the supply voltage. The result is a needless
and wasteful increase in the rate of energy consumption. An ideal voltage regulator is the
perfect solution: when vuc increases, the current draw from the capacitor array decreases,
keeping rate of energy consumption always constant.
The strategy of an ultracapacitor array followed by a voltage regulator can be undermined
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if the voltage regulator has a low efficiency. This is a special concern when using S.C.
regulators. For purposes of analysis, the best definition of efficiency for this system is
avg (4.1)
"avg Earawn
In the case of capacitive energy storage, this can be expressed as
U9avg fdischarge cycle PLdt
Einit - Efinal
fdischarge cycle (t) - Pp (4.2)
Einit - Efinal
where Psupply(t) is the instantaneous power drawn from the supply, and Efinal and Einit refer to
energy stored in the ultracapacitor array. The discharge case illustrated in Fig. 4-2 provides
a dramatic illustration of the pitfalls of an S.C. converter with a single conversion ratio.
Evaluating the integral results in an average efficiency of a mere 50.1%. This means that the
energy usage from the ultracapacitor array would only have been 49.1% of the total energy
stored. In comparison, not stacking at all and just letting the ultracapacitor drain to half
of its voltage results in an energy usage of 75%. This implies that any energy management
system using this stacking discipline must achieve an average efficiency greater than 75% to
exhibit any improvement at all.
In order to increase the average efficiency of a switched-capacitor converter, the instanta-
neous conversion efficiency ?7 must be made responsive to the input voltage. Inductor-based
topologies do not suffer this difficulty. A buck converter, for example, can change its voltage
conversion ratio by altering its switching duty cycle while remaining ideally 100% efficient. In
biomedical applications where small form factor is important, however, a switched-capacitor
converter is highly desirable. One way to break this size-efficiency tradeoff is to use a
switched-capacitor converter with multiple conversion ratios. These ratios are then selected
according to the current input voltage. The next section describes techniques to increase the
efficiency.
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4.1.3 Techniques to Improve Efficiency
Topology Selection
The selection of a specific topology for a switched-capacitor converter depends heavily on a
number of considerations, including device selection and sizing, component working voltages
(e.g., blocking and rated voltages), and cost-based metrics. For integrated circuit applica-
tions cost per unit area is typically paramount. For a capacitor, areal energy density for
a rated voltage can serve as a useful criterion selection. For transistor switches, the ratio
of switch conductance and/or blocking voltage with capacitive switching losses serves as a
useful criterion. When choosing a device technology for each component, the device with
the largest relevant metric, while having a sufficiently-high rated voltage, should be used for
a given component in the topology. An analytical method and graphical tool for optimizing
for cost, area, and performance criteria is presented in [58].
It should be evident that the technology used to implement a converter plays a significant
role in overall performance. Five common topologies in the literature include:
* Ladder [59]. Based on two ladders of capacitors to achieve m : n conversion ratios.
* Dickson [60]. Improvement upon ladder topology but primarily implements 1 : n
conversion ratios.
" Fibonacci [44]. Performs the highest conversion ratio for a given number of capacitors
of any 2-phase topology. A converter with k capacitors exhibits a conversion ratio of
n = Fk+2 where Fk+2 is the k + 2 th Fibonacci number. A disadvantage of Fibonacci
topologies is the unequal distribution of voltages across the charge-transfer capacitors,
which unevenly stresses the dielectric structure(s) (e.g., gate-oxide capacitors unevenly
driven).
" Series-Parallel. As the name suggests, this topology alternates between series and
parallel configurations of the charge-transfer capacitors and achieves m : n conversion
ratios with an array of (n - m) x m capacitors (m < n). The immediate disadvantage
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of series-parallel topologies is the large number of switches needed to implement them:
(m + 1)(n - m) in one phase and m(n - m + 1) in second phase.
e Doubler. The doubler topology consists of cascaded 1:2 stages in order to achieve
1:2 k conversion ratios using 2k - 1 capacitors.
In [58], these five topologies are compared for increasing conversion ratio values for SSL and
FSL metrics (V-A products). It is shown that the converters each start at equal performance
from the 2:1 conversion ratio since they all converge in topology at that conversion ratio.
However, the performance diverges greatly for increasing conversion ratios. Notably, for SSL,
the series-parallel topology performs best while the ladder topology performs worst. The
reverse behavior is observed in the FSL regime. The ladder and Dickson converters achieve
the best performance while the series-parallel performs worst. Therefore, it is clear that the
topology selection must take into account the technology and converter performance metrics
for the desired application. Together with the considerations of Chapter 2, load-handling
capability, switching frequency, and optimal device selection and sizing trade off and are
carefully balanced to identify the best converter topology for a given application.
Multiple Conversion Ratios
The previous section focused on the trade-offs governing the selection of a particular 2-phase
switched-capacitor topology for a fixed conversion ratio. In this section, we discuss how to
implement a multiple conversion ratio topology with the addition of minimal components.
For a switched-capacitor converter with k capacitors, it is possible to obtain a finite, discrete
set of conversion ratios determined by the kth Fibonacci number [44]. The disadvantage with
using Fibonacci topology is that the voltage distribution on the capacitors also follows a Fi-
bonacci sequence. For a specified lower bound on the instantaneous conversion efficiency and
a specified input voltage range, one can determine the minimum number of conversion ratios
necessary and the corresponding minimum number of components. For a Fibonacci topology
with a 3:1 input voltage range and VL = 1 V, k = 3 results in a worst-case instantaneous
efficiency of 67%. For a Fibonacci topology with a 4:1 input voltage range, k = 4 results in
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worst-case instantaneous efficiency of 75%. Fig. 4-3 shows the theoretical efficiency versus
input voltage for a non-Fibonacci converter with k = 3 over an input voltage range of 4:1. It
is possible to achieve further conversion ratios without increasing the number of capacitors
by dithering between consecuitve conversion ratios [57]. A drawback of this approach is the
increased output voltage ripple and harmonic distortion. For a switched-capacitor converter
100%
90%C
80%:
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Figure 4-3: Ideal efficiency versus input voltage using a multiple conversion ratio switched-
capacitor converter. The output voltage is assumed to be maintained at 1 V. The switched-
capacitor circuit used to generate the conversion ratios is shown in Fig. 4-4 and is carefully
designed to provide multiple conversion ratios by selectively activating switches (Table 4.2).
Using multiple conversion ratios mitigate the linear regulation efficiency characteristic by
limiting the voltage range over which any given conversion ratio is active.
topology allowing for n conversion ratios, the conversion efficiency can be expressed as
VL (4.3)
for i = 1, . . , n and a is selected to maximize 1j(Vsupp1y). Fig. 4-3 shows the ultracapacitor
bank input voltage and ideal efficiency for VL = 1 V with seven conversion ratios (i E
[, , , 3, , 1]). Adapting Eq. 4.2 and Eq. 4.3, the average efficiency can be written as
"L - - P s p l (t) d t
discharge cycle (a(t)-vsupply(t)) pply
Einitial - Efinal
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For an input voltage falling linearly from 4 V to 1 V, the additional three conversion ratios
more than double the theoretically achievable average efficiency to greater than 90%.
Fig. 4-4 shows a switch implementation capable of achieving the desired conversion ratios
with the minimal number of switches and charge-transfer capacitors. The charge-transfer
SI S2
yin Vout
Figure 4-4: Multiple conversion ratio switch matrix for the switched regulator. The topology
is capable of seven conversion ratios over a wide-input voltage range and delivers energy to
the output during both charge-transfer phases. Table 4.2 maps active switches to each
conversion ratio.
capacitors are equal in value and set to CT. The switches and capacitors operate such that
charge is transferred directly from the source to the load in both phases. This ensures
that the load-handling capability is maximized for a given switching frequency and charge-
transfer capacitors. Direct delivery of energy during both phases has the added benefit of
reducing the output voltage ripple. Table 4.1 summarizes the energy handling capability of
the various conversion ratios. Table 4.2 indicates which topology switches are active for the
non-overlapping phases for each conversion ratios.
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Table 4.1: Energy extracted from source every cycle for switched-capacitor topology of Fig.
4-4.
4 Conversion Ratio Energy Extracted from Source
3:1 2 .25 CT vsup vA
5:2 1.6 7 CT vsup -vA
2:1 6 -CT -vsup vA
5:3 2 .5 CT vsup vA
3:2 4 .5 CT vsup vA
4:3 4 CT vsup vA
1:1 2 -CT vsup vA
Table 4.2: Switch states for various conversion ratios of Fig. 4-4.
Conversion 41  [2 OFF Active
Ratio Capacitor(s)
3:1 SeSu S 2 , S 3 , S8, S 9 , S10  S4 , S 5 ,S 7 , S 12,S 13,S 14  TOP, BOT
5:2 S 1 , S 5 , S6 , 8, S 1  S 2 , S 3 , S 7 , S 9 , S10  S 4 , S 12 ,S 13,S 14  ALL
2:1 S 1 , S4 , S1, S 13  S 2 , S 3 , S8, S 9 , S10  S5 , S6 , S7 ,S 12, S1 4  TOP, BOT
5:3 S 1 , S5 , S8, S1 1 , S 13  S 2 , S 6 , S 7 , S 9 ,S 10  S 3 , S 4 , S 12 , S 14  ALL
3:2 S 1 , S4 , S1 1 , S13  S 2 ,S 6 ,Sio S3 , S 5 , S 7 , S 8 , S 9 , S 12 , S 14  TOP, BOT
4:3 Si, S 4 , S8, S1, S 12 , S 13  S 2 , S 5 , S 9 , Sio S 3 , S6 , S 7 , S 14  ALL
1:1 Si, S 3, Sio, S 13 S 2 , S 3 , S8, S 9 , S1 0 S 4 , 5 ,S 6 , 7,7S1 1 ,S 12,S 14 TOP, BOT
4.2 Practical Considerations for Integrated Switched-
capacitor Circuits
In general the equivalent resistance of a switched-capacitor stage only takes into account
conduction losses. Several additional loss mechanisms must be factored in the expression for
r7(t) in order to more accurately predict actual behavior, including switching/gating losses,
PSW, bottom-plate losses if using integrated charge-transfer capacitors, Pby, and control losses,
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Pctrl. These loss mechanisms are discussed in Chapter 2 and can be expressed as follows:
Ps_ = n CoW L -UL v - fS -KS. -2 - fS
Pbp =abpC* '-i(Ci,Vsup,...) fs = Kp,i 2 fs
Pctri = (Kc Usp + 'leak - Vsup -fs)
with various parameters corresponding listed in Table 4.3.
Table 4.3:
n Number of switches used; dependent on the conversion ratio
Cox Gate-oxide capacitance per unit area
W and L Width and length of the switches
abp Ratio of bottom-plate capacitance to actual capacitance C
Ileak Total leakage current consumed by the control circuitry
Ksw, Kbp,i, Kc Lumped loss parameters for Ps, Pp, and Pctrl
(4.5)
(4.6)
(4.7)
The overall expression for efficiency is expanded as follows
77total
Pdelivered
Psource + Psw + Pbp + Ptrl
with
VA
Pdelivered = VL IL = (VNL - VA) Req
Psource =U * 11 i * IL VUp ai* VA
Req
Combining Eq. 4.5, Eq. 4.8, and Eq. 4.9 yields a complete expression for q as follows
(4.8)
(4.9)
q = 1 -
NL NL]
U 2 P. fS2
-1+ Ksw. - ""U ,A+ Kby,i - aiv"pV +
P Reg Req
K- up . fs Ileak Vsup - fs
ce - it Usu V Ai * sup A s
p Req Req +
I1+ .SP (I{w + Kbp,l + Kc) + I- la
L e - IL Ce 'U
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-1
(4.10)
where Kbp,i is the bottom-plate parasitic loss factor adjusted for the ith conversion ratio, ao.
3-to-1 (b -
Vi - -; 141 - VL
C C
2-to-1
V 1
Vi w~VL
02
C vL
C
VL
Figure 4-5: The effects of bottom-plate parasitics are dependent on the switched-capacitor
topology. Different conversion ratios yield different Kbp factors. This is illustrated for the
3:1 and 2:1 topologies above.
For the 3:1 and 2:1 conversion ratio topologies shown in Fig. 4-5, charge-multiplier analysis
is used to derive y, adjustment factors:
Kbp,3 :1
=bpC - VSUP -
73:1
Kbp,2:1
72:1
1
9
= bp C '2:1 (C2:1 iVsup, -.. )2
12= 3.-abpC. -[I
3
4
2
-VSUPI
(4.11)
Similar calculations yield -y for the remaining conversion ratios as
For integrated switched-capacitor converters, bottom-plate capacitances are a major lim-
itation on the maximum achievable efficiency. The factor abp can be as high as 10-20% for
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= aspC - 73:1(a3:1, iVsup, .... .)2
1 \-2
3esup
Table 4.4: Adjustment factors for bottom-plate parameter for each conversion ratio
Bottom-plate Adjustment Scale Factor
Factors
75:2 6
'"/5:32j
'Y4:3 
_ _ _ _ _ _ _
^/1:i 0
integrated capacitors and, typically, Kbp,i > {Ks, Kc}. Fig. 4-6 illustrates the degradation
on efficiency due to various values of abp. Plots of efficiency due to conduction-only and all
1
abp 0%
1 tota ift ) In - -
abp 10% .
0.1 , .
10-4 10-2 100
lout [pA]
102 104
Figure 4-6: Bottom-plate parasitics degrade the efficiency performance of integrated
switched-capacitor circuits. The effect of abp is shown for ai = j and f= 10 MHz for
three values of abp.
additional loss mechanisms, r/A = 1 - v-, and rl, respectively, are shown in Fig. 4-7 for
Ks_ = 340 fF, Kp = 16.5 pF, and Kc = 100 fF (W = 100 pm, L = 180 nm, m = 2, abp =
0.05, C = 1 nF, Ilea = 1 nA, f, = 100 kHz). For the range where the 1:1 configuration is
active (1 - 1.33 V), r7 is approximately equal to r/A since both terminals of the bottom-plate
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capacitance are grounded during both phases. The 2:1 configuration contributes the largest
degradation to efficiency from bottom-plate losses, which is consistent with the significant
drop in efficiency over the range (2 - 2.5 V). This can be seen from Eq. 4.10 and the.Kbp,i/ai
factor being largest for a 2:1 and Kbp,2:1.
1 00 :00 .0
O 00 0 . 04 0e 0 0
*~~ 0 *. 0 * A
0.90 * 00 0 se 0 * 0 *0
0 00 00
0 0
0.8
0.77
1 2 3 3.5
vsup
Figure 4-7: Effect of additional loss mechanisms on overall efficiency. (Blue) r/A is due to
conduction-only losses and the (red) 7 includes additional loss mechanisms such as bottom-
plate losses (abp = 5%), leakage, and control losses.
4.2.1 Control Strategy
The two dominant control strategies used for switched-capacitor converters are pulse fre-
quency modulation (PFM) [43] and burst-mode (on-off, "bang-bang") control [61,62]. In
both schemes, the idea is to adjust the instantaneous switching frequency to accommodate
the load while maintaining the output within a ripple specification. Viewed another way,
both schemes function by modulating the average switching frequency in order to deliver
power to the load while minimizing switching losses.
A burst-mode control strategy is used here. An advantage of burst-mode control is that
the converter incurs no losses when it is disabled, and operates at a fixed, high-efficiency
switching frequency when it is enabled, resulting in higher efficiency at heavy loads and at
light loads. Moreover, the simplicity of this control scheme overcomes the challenges limiting
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traditional pulse-frequency modulation (PFM) schemes. For instance, continuous frequency
modulation requires a static-draw VCO. Alternatively, a digitally-controlled oscillator may be
implemented to limit digital power dissipation. However, this approach is limited to discrete
switching frequencies across a range where the switched-capacitor converter might operate
at a lower efficiency. To see this, recall that one would like to minimize the value of Req.
There are two design parameters available for achieving the objective of operating near the
"elbow" of the switched-capacitor converter output resistance since the charge multiplier
vector is fixed by the topology. The first is appropriately selecting the unit capacitance,
C, of the switched-capacitor converter stage. Arbitrarily increasing C is limited by area
constraints. The other way is to use PFM. Analog PFM incurs a static power penalty while
digital PFM (DPFM) fails to track the Req minimum point without overshoot unless high-
resolution DPFM control is implemented costing in additional area and power dissipation.
Under burst-mode control, a single switching frequency is selected in conjunction with
area constraints to minimize conduction losses (i.e., Req) for the conversion ratio that extracts
the smallest amount of energy from the source for delivery to the load. This ensures the
ability to maintain the desired output voltage within a ripple specification by delivering
larger charge packets at the remaining conversion ratios. For example, the 5:2 topology
extracts the least amount of charge (6.66 - C - vsup(t) - vA) from the source and sets the
upper-bound on the switching frequency, fs,high, while the 2:1 topology extracts the largest
charge packets (24 - C - vsop(t) - vA), thereby requiring the lowest switching frequency, fs,10,
for a constant current source load [46]. It is then possible to obtain all average frequency
values in the range fs,high - fslow according to the following relationship
favgt) f fs,high F(t)dt (4.12)At
where 1(t) functions as the digital frequency modulating signal. F(t) is 0 when the output
voltage is above the desired level and 1 when below. The average value of F(t) over At sets
the favg(t).
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4.2.2 Start-up
A careful start-up sequence is an important consideration for an energy processing sys-
tem. One wishes to ensure that electronics are disabled and protected against power supply
fluctuation for operational integrity. For the energy management IC presented here, two
nodes in the system serve as power supplies: (1) vuc serves as the energy storage buffer,
and (2) VL is designed to serve as a power supply to load electronics. Both power supplies
must be supervised and dependent circuitry protected against steep drops and fluctuations.
An under-voltage lockout circuit provides the desired supervision and ensures that critical
functions (i.e., digital and energy processing) are protected and shut down while the power
supplies stabilize [3]. In addition, it is desirable to implement hysteresis in order to detect
when both upper and lower thresholds are crossed.
SW
UVLO -
(a)
LVH
xY Z
(b)
Figure 4-8: CMOS under-voltage lockout block diagram [3] to ensure that electronics are dis-
abled and protected against power supply fluctuation. It is important to provide protection
to ICs when the power-supply dips to levels that may cause undesired operation. The UVLO
provides the simple function to ensure that SW is "OFF" below pre-determined thresholds
To ensure proper startup, two under-voltage lock-out (UVLO) blocks and a multiplexer
block are implemented. Fig. 4-8 shows the block diagram of a UVLO circuit and the
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Figure 4-9: UVLO circuit implementation [3]. The resistor voltage divider controlled by M12
is the hysteresis controlling section which generates the input voltage to the first inverter of
the inverter pair.
corresponding hysteretic waveforms. The circuit implementation is shown in Fig. 4-9. For
our purposes during startup, a first UVLO drives a multiplexer that selects between vuc or
VL to set the supply of digital and auxiliary blocks. While VL ramps up to its steady-state
value, vu1, which is presumed to be in a charging phase, directly powers the chip. When vuc
exceeds 2.5 V, the first UVLO output is triggered and provides a reset for the digital section,
beginning energy processing functions. The second UVLO supervises VL and triggers when
VL exceeds 1.1 V. The second UVLO serves as a reset signal for load electronics.
Support Circuitry The addition of support circuitry blocks are included to help reduce
power consumption, and drive both the ultracapacitor array switches and the switched-
capacitor stage switches. Fig. 4-10, Fig. 4-11, and Fig. 4-12 show the circuit implementa-
tions for the level-shifters, tapered gate-drivers, and non-overlapping clock generation blocks,
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ir
respectively, of Fig. 4-1. Fig. 4-13 shows a power supply selector block used to minimize
C V 2 power by using the switched regulator output voltage for powering much of the energy
management circuitry rather than using the higher ultracapacitor bank voltage.
VDD,H
VDD,L f
Output
X1 X2
Figure 4-10: Level-shifters are used to raise the voltage levels up to the ultracapacitor bank
voltage as necessary. To reduce the C . V 2 energy, the digital section operates on the lower
supply voltage of the switched-regulator output, VDD,L = VL-
Usup
in out
Figure 4-11: 5-V CMOS tapered driver circuit used to drive the ultracapacitor and switched-
regulator switches.
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clk_delay
clk in
cik'_delay
Figure 4-12: Non-overlapping clock generation circuit for generating #1 and #2 signals to
drive charge-transfer phases of switched regulator.
So
VLOAD
VL,ready
chargeselect
uc_start
S1
S1
So
Figure 4-13: The power supply selector block switches to the switched regulator voltage, VL,
once the VL,ready, signal is HI. This reduces C.V 2 power. The MUX-like block consists of large
transmission gates that are driven by the buffered output of the switched regulator UVLO
block, VL,ready. Other support signals including the UVLO output for the ultracapacitor
bank, uc-start, and the charge-mode signal from the rectifier, charge-select, are buffered
through gate drivers (Fig. 4-11).
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Figure 4-14: Chip-level implementation for energy management chip. The chip includes the
energy utilization loop with the ultracapacitors switch matrix. The output load voltage is
compared to the bandgap reference voltage. When the output voltage drops below Vref the
comparator trips and generates 50% duty-cycled, non-overlapping clock signals that drive
the multiple conversion ratio switched-capacitor converter. The UVLO blocks to monitor
our power supply voltages from the ultracapacitor bank and the output of the switched-
regulator. The rectifier has two paths: (1) one for recharging the ultracapacitor bank, and
(2) the second to drive a power-on reset block which signals the master digital block to
operate in charging-mode.
Fig. 4-14 shows the architecture implemented for the energy management IC. In steady-
state, the operation is discerned by focusing on the multiple conversion ratio switched-
capacitor feedback loop. The load voltage, VL, is compared to the output of a nano-power
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bandgap reference, vref. If VL drops below a specified level, the comparator trips and generates
50% duty-cycled, non-overlapping clock signals #1 and #2. These signals are buffered through
the tapered gate drivers in order to effectively drive the switches of the switched-capacitor
converter.
Figure 4-15: Micrograph of the chip fabricated in 180-nm, 5-V CMOS process. The active
area occupies less than 1.7 mm 2 including 500 pF of integrated filtering poly-poly capacitors.
Figure 4-16: Micrograph of chip power management section.
Fig. 4-15 shows the micrograph of the test chip fabricated in a 180-nm CMOS process
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with 5-V devices. Fig. 4-16 zooms into the energy management sections. The active area of
the chip occupies 1.7 mm2 . To avoid bottom-plate losses of integrated capacitors, three off-
chip, 1 pF charge-transfer capacitors are used in the embedded switched-capacitor converter.
The ultracapacitors are also contained off-chip.
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Figure 4-17: Transient operation of energy management IC over discharge cycle of ultraca-
pacitor array. The stacking of the ultracapacitors occurs once the low threshold ( 1.4 V) is
exceeded. The load voltage is tightly regulated to 1.1 V. Four conversion ratios are active
for the input range shown as evidenced by the nulls in the four status signals.
Fig. 4-17 captures the transient operation over a full discharge cycle (i.e., 2.5 V > vuc >
1.3 V). One can observe the stepping up of vue once a low threshold (-1.4 V) is reached [47].
A bank of four CAP-XX ultracapacitors are used to allow for three stacking configurations
(i.e., parallel, parallel-series, series). VL is tightly regulated to 1.1 V ±10% by the feedback
control that generates the non-overlapping clock signals. For the range depicted in Fig.
4-17, four conversion ratios are active according to Table 4.5. We should note that the
narrow windows where none of the conversion ratios are active are decision ranges outside
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the range of a LUT in the master digital block. This is a hysteretic mechanism to help
minimize unintended dithering between conversion ratios. During stacking transitions of the
ultracapacitor array, a spike in VL results due to the fact that the control logic does not
anticipate the appropriate conversion ratio a priori. However, the spike is well within 20%
of the nominal 1.1 V at all times.
Table 4.5: Conversion ratio mapping for wide range of voc,
vuc Conversion Ratio
vc > 3.375 3:1
3.375 > vuc > 2.750 5:2
2.750 > vuc > 2.250 2:1
2.250 > vuc > 2.000 5:3
2.000 > vuc > 1.750 3:2
1.750 > vuc > 1.375 4:3
vyu-c <; 1. 3 75 1:1
Fig. 4-18 plots efficiency with vuc = 1.5 V, 1.8 V, and 2.3 V corresponding to the
conversion ratio as shown in Table 4.5. The efficiency displays behavior expected from
burst-mode operation and is maintained above 75% over a wide range of loads. As expected,
the efficiency drops off on the low and high ends due to control and conduction losses,
respectively.
Fig. 4-19 shows the static efficiency measurements as vac varies from 1.0-4.0 V with a 210
pW load. An external supply was used during these measurements since the ultracapacitors
could not exceed 2.5 V. The seven conversion ratios for the corresponding ranges of vuc are
denoted. One can observe the shape of the waveform and note it is consistent with the
theoretical efficiency waveform of Fig. 4-3.
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Figure 4-18: Efficiency versus load power for three levels of input voltage, vuc = 1.5 V, 1.8
V, and 2.3 V. As expected, the efficiency drops off on the low and high ends due to control
and conduction losses, respectively.
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Figure 4-19: Efficiency versus input voltage. We observe the saw-tooth characteristic from
changing conversion ratios according to the input voltage. The plot captures the seven
conversion ratios of the switched-capacitor topology Fig. 4-4. The average efficiency is
~82%.
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4.4 Summary and Conclusions
In this chapter, we presented a method for using multiple conversion efficiencies to make
a switched-capacitor converter scheme worthwhile for wide-input-range supplies. The chip
implementation achieves a peak efficiency of 90% with better than 70% efficiency for loads
between 20 and 250 pW, and input voltages between 1.25 V and 3 V. The chip is designed
to allow biomedical implants to optimally use ultracapacitors in place of batteries.
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Chapter 5
Conclusions
The attractiveness of medical implants for minimally invasive monitoring is strongly tied to
the size and lifetime of the devices. Proper energy management is paramount and neces-
sitates high energy utilization for size constraints associated with energy storage solutions.
For in-body applications, energy efficiency and ultra-low power operation are imperative to
prevent tissue damage due to heating and prolonging operating lifetime. Moreover, in order
to be sustainable as long-term monitoring solutions, it is required that medical implants
be wirelessly rechargeable, preferably without the need for additional surgery. This thesis
has focused on energy management techniques for using ultracapacitors as energy storage
alternatives to batteries and maximizing the utilization of available energy. The specific
contributions made are listed below.
5.1 Summary of Contributions
Switched-capacitor DC-DC Converters
e Analysis of the fundamental efficiency limitations of switched-capacitor circuits and
the inherent loss mechanisms. It was shown that the conversion ratio must vary with
the input in order to increase the average efficiency of a switched-capacitor converter
accommodating a wide-input-range.
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* Analysis of the current handling capability of switched-capacitor converters with design
guidance and insights provided to maximize efficiency and load-handling.
Energy Utilization
" Identification of (1) efficiency challenges with wide-ranging input voltage energy sup-
plies such as ultracapacitors, and (2) the advances in ultracapacitor technologies pre-
senting a way to facilitate using these devices instead of batteries for ultra-small im-
plants.
" Fast, wireless recharging circuit using a cascade of simple synchronous rectifier stages
with a 900-MHz custom antenna.
* An ultra-low power, 4-nW bandgap reference circuit to provide a stable reference for
two test chips for regulating an output voltage.
" A stacking procedure for a bank of ultracapacitors to use more than 98% of the initial
energy stored before the output voltage drops unsuitably low.
" A complete energy management solution that accounts for the start-up of a test chip
by restoring charge to an ultracapacitor array that has completely lost charge. The
energy management IC is able to recharge from RF energy coupled into an antenna,
even from the zero-charge state.
Multiple Conversion Ratio Switched-capacitor Converter
" Techniques for wide-input-range energy management and the implementation of a
switched-capacitor converter capable of seven conversion ratios that achieves a peak
efficiency of 90%, and maintains an average efficiency above 82% over a wide-input
range.
" A complete solution in digital CMOS that allows low-power systems, such as biomedical
implants, to optimally use ultracapacitors instead of batteries as their energy storage
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elements. The solution consists of a switched-capacitor DC-DC converter with multiple
conversion ratios, a switch matrix to control the configuration of an ultracapacitor
array, and digital control to govern charging and discharging of the energy bank. The
DC-DC converter efficiency does not fall below 70% for loads between 20 and 250 pW
and operates for input voltages between 1.25 and 3 V.
5.2 Open Problems
There are several open problems and areas of interest related to this work. This thesis has
demonstrated the feasibility of using ultracapacitors as an alternative energy storage solution
to traditional batteries. Additional work can lead to improved total energy management
solutions for minimally invasive bio-implant platforms. For example, one area of exploration
is the on-chip integration of ultracapacitors with standard CMOS processes. Much work has
been devoted to the research of increased energy density technologies but less efforts have
gone into the study and feasibility of integrating the technologies with standard, on-chip
CMOS processes. Similarly, the on-chip integration of efficient antennas for in-body data
communications and power transfer is of interest. Lastly, the extension of the techniques
developed in this thesis for higher power applications may be of interest. This is expanded
further in the next for automotive waste heat recovery, space, and military applications.
5.2.1 Switched-Capacitor Converters for High-Power Applications
The contributions of this thesis may be extended to higher power applications. Power man-
agement technologies which are efficient, reliable, compact, and lightweight are needed to
enable integration of advanced power sources and modern digital systems into commercial,
space, and military platforms. Delivery of power to satellite subsystems, such as sensors,
transceiver modules, and bus systems, requires efficient DC-DC converters that can support
multiple loads at decreasingly low output voltages. Military architectures of ships, aircrafts,
and vehicles employ traditional switched-mode power supplies (SMPS) which contain bulky
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magnetics and conventional components.
The work presented in this thesis may be used to develop novel, high-efficiency, high-
reliability energy management systems for high power applications based upon architectures
incorporating switched-ultracapacitors, for example. Implementing the energy storage and
power conversion ideas and techniques developed in this thesis might enable high efficiency
performance to accommodate modern digital logic and analog processing electronics oper-
ating at low voltages (< 1.8 V), and high power density within a lightweight and modular
unit. For space applications, ultracapacitors already lend themselves to total ionized dose
hardness (> 100 krads), high single event latchup threshold, and single event functional in-
terrupt of less than one event per fifty years. A system that conditions power across a wide
range of diverse power source inputs and delivers a wide range of regulated outputs can be
possible.
Automotive Waste Heat Recovery Applications
Energy efficiency of power electronics and management systems continues to be a major
factor affecting size, weight, and cost of mobile products in which these electronics are used.
Increasingly, sophisticated battery-operated electronic systems and self-powered systems -
such as thermoelectric generators (TEG), thermo-photovoltaics, etc. - are being used in
many environments, promising significant strides towards energy independence and emis-
sions reductions. However, reliability remains a challenge, affecting customer perception of
quality and maintenance costs. Likewise, managing product cost is also critical in achieving
market penetration and customer accessibility. In particular, automotive TEGs pose unique
challenges for conventional power conversion and necessitate special conditioning.
Increased electrical power demands for 2005+ production year vehicles has given rise
to interest in energy recovery technologies - such as automotive TEG (a solid state energy
harvester) - in order to reduce electrical load on the alternator, which is inherently inefficient.
Furthermore, minimizing costs of vehicle electrical subsystems is paramount for commercial
viability for automotive companies . Since 2002, the Department of Energy's (DOE) Vehicle
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Technologies Program has provided over $272M in funding through the FreedomCAR and
Fuel Partnership program, including automotive companies such as Chrysler Corporation,
Ford Motor Company, and General Motors Corporation, to address the challenges of vehicle
inefficiency.
Advanced power electronics funding in the DOE's Vehicle Technologies Program accounts
for over 16% of the program's budget, however, relatively little emphasis has been placed on
TEG power conditioning due to only recent advances in the TEG systems, which now look
promising in affording attractive fuel efficiency benefits (~10%). Uniquely designed power
management technologies which are efficient, reliable, compact, and lightweight are needed to
enable integration of these energy harvesting platforms into vehicles. For combustion-based
engine platforms, for example, delivery of power from TEG exhaust waste heat recovery
in vehicles requires efficient DC-DC converters that can support multiple inputs/loads at
various voltage regimes. Once developed, these technologies could easily translate into many
additional mobile applications, including passenger, commercial and military vehicles as well
as portable power generators, etc.
Conditioning thermoelectric generated power in automotive and industrial applications
from waste heat sources is non-trivial due to many reasons, several presented here:
1. High currents and low voltages from TEGs are characteristic. In addition, the dynamic
responses caused by engine operation are challenging to handle. Fig. 5-1 shows a
narrow input range (0-4 V) for a TEG configuration, which is typically 0-25 V. This
profile exemplifies the type of unique challenges for a TEG power conditioning system.
The high amperage levels are fundamentally lossy due to copper and cable heating.
Although a multi-phase architecture may seem like the perfect solution for this issue,
the increased component count, size, etc. may not be ideal for such mobile applications.
2. As depicted in Fig. 5-1, peak power is only realized if the converter has maximum
power point tracking (MPPT) [63,64].
3. To avoid suboptimal TEG efficiency, generated power from different "zones" of the
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TEG Performance
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Figure 5-1: Typical power characteristic of TEG.
TEG system should be conditioned separately due to different power characteristics
among the zones.
Large TEG system configurations (100s to 1000s of Watts) achieve suboptimal TEG-to-
electrical power transfer efficiency because of lack of adequate power conditioning to meet the
challenges listed in 1 - 3 as well as others. Similar issues plague photovoltaic and thermo-
photovoltaic configurations. Low TEG-to-electrical power transfer efficiency, inconsistent
output power due to temperature fluctuation, and high cost have impeded poor adoption of
TEG technology.
The techniques presented in this thesis may give way to the design of DC-DC multiple-
input, multiple-output (MIMO) two-stage power converter architectures based upon the
integration of switched-ultracapacitor configurations and advanced control techniques. An
appealing architecture is one enabling a relatively simple means of simultaneously achieving
MIMO capability and very high efficiencies over a wide range of diverse and dynamic input
voltages, characteristic of today's energy harvesters such as thermoelectric generation (TEG)
from automotive exhaust-waste heat. It may be possible to construct such a converter using
commercial off-the-shelf (COTS) components with a scalable architecture, lending itself to
high-volume commercialization.
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Space and Military Applications
Finally, a paradigm shift in design has been underway for modular, distributed approaches to
DC-DC power conversion for low-medium-high power ranges. For example, the low-power (<
100 W) tracking, telemetry, control and receiver subsystems on the Lockheed Martin A2100
use high-frequency, flyback converters since tightly regulated and isolated supply voltages
are desirable. On the other hand, medium-to-high power (1 - 10 kW) solid-stage power
amplifiers (SSPA) utilize high-efficiency resonant converters. The A2100's power regulation
unit PRU provides a regulated 70 V at 1 - 14 kW, while numerous point-of-load guidance,
navigation, control, and auxiliary on-ship power converters may run off of 3, 5, 12, 24, or 28
V. The techniques presented in this thesis may give way to point-of-load DC-DC converters
based the high-efficiency techniques developed.
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Appendix A
Small Antenna Techniques
A.1 Introduction
Chaos theory is rich with examples in nature offering elegant solutions to engineering prob-
lems. The fundamental principle of self-similarity offers an explanation for why building
blocks mimic their own shape in the construction they comprise. An object or phenomenon
that displays self-similarity is called a fractal. In 1904 a Swedish mathematician, Helge von
Koch, took a triangle and added a similar, smaller triangle to each of the sides of the first
one. He continued iterating in this way, thus creating the Koch curve, as shown in Fig. A-1.
The Koch curve brings up an interesting paradox. Each time new triangles are added to the
-- - KI
~A' I ~ K3
Figure A-1: Self-similarity and construction of the Koch fractal curve. Each iteration in-
creases the length of the curve.
curve, the length increases. However, the inner area of the Koch curve remains less than the
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area of a circle drawn around the original triangle. Essentially, it is a line of infinite length
surrounding a finite area.
Much work has been devoted to exploiting self-similarity for the design of antennas. Frac-
tal Antenna Systems, Inc. develops and manufactures fractal antennas for various military
and commercial applications. The main benefits of fractal antennas is that they can alter
the traditional relationships between bandwidth/multi-band, gain and size.
The purpose of this chapter is to begin an inquiry into the problem of designing efficient
antennas within small form factors. One path is to consider going to extremely high carrier
frequencies, because the wavelengths and therefore the antenna form factor shrinks. In [25]
it is shown that the optimal frequency for bio-implant applications is in the 900 MHz - 2 GHz
range. The great question is how can we minimize antenna size and still work in this spectral
range? In this chapter, we propose exploiting fractal antenna patterns as a way of softening
the tradeoff between small size and high radiation efficiencies. We discuss antenna design
in the context of area constraints, a regime where fractal patterns thrive. The discussion
proceeds as follows: Section A.2 and Section A.3 provide the context for the bio-implant ap-
plication and the requisite brief overview of antenna theory. Challenges in building compact
antennas, including fractal miniaturizing and input impedance matching are also discussed.
Section A.4 presents experimental results for two fabricated loop antennas. Section A.5
presents an overview on fractal antenna theory and is followed by a comparison between two
fractal patterns and microstrip antennas in Section A.6. We design a square-shape fractal
shaped in the 2.4 GHz band to serve as a power and data link for a wireless ultracapacitor
powered bio-implant chip.
A.2 Requirements for Bio-implant Antenna
Designing an antenna to be small compared to its operating wavelength is challenging. In
Chapter 1 we described a medical implant whose largest dimension would be less than 1-2 cm.
For the implanted use-model described, the major physical blocks hindering size reductions
are the energy storage and data/power link. The whole implant package must therefore
138
be less than approximately -A. Furthermore, obtaining high efficiency and good matching
simultaneously is difficult because of the additional real-estate required for a distributed
matching network for coupling to a small output-resistance load to an efficient high input-
resistance antenna. To solve the matching problem (at the expense of having low radiation
resistance), we can integrate the impedance matching structures directly on the antenna
structure for a conjugate match with the load impedance. While reducing antenna size
comes at the expense of efficiency, it is possible to build a functional matched antenna for
the application. The read-to-implant range need not be far, but for measurement convenience
should be greater than the near-field power transfer methods (like using a transformer) alone
could provide.
A.3 Basic Antenna Theory
As with any discussion concerning electromagnetic waves, we begin with the mentioning of
Maxwell's equations. The important relations are given by
V x E -jwpH (A.1)
V x H J+ jwEE (A.2)
V eE =(A.3)
V H = 0 (A.4)
Straightforward manipulations yield the well known wave-equation given by
V 2 E + w 2pEE = jwpJ + V ( (A.5)
This equation links the radiated electric field directly to the source current density. Ignoring
the e factor and assuming an unbounded lossless medium, the solution to Eq. A.5 is given
by
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I' e-ita-r 1 ( f e-I"I--IIV I dv'' -j
E(r) = -jw J(r') , dv + V V e J(r') , do' (A.6)Jv 47rjr - r | jCOs y 47rlr - r |
where r is the distance vector from the origin to an observation point r', K = 7, and A is
the wavelength. , is referred to as the wave number.
The result of Eq. A.6 succinctly summarizes antenna theory. However, except for some
simple cases, Eq. A.6 is unwieldy and difficult to solve in order to obtain an analytical
expression for the radiated electric field. Fortunately, there are two simple cases of great
practical value. These two cases are the near-field and far-fields situations whereby, ap-
proximating the current density as J = iIAl such that Al < A, the radiated field can be
simplified as
Ial 21 j _Er = 2 II2 cos 0 2 e-jr
I6 Al ji _ 1 __jEo = IA1772 sin 0 j+ e--i"
4x nr Or Kars
EO = 0 (A.7)
Evidently, Kr = 1, is an important point. For example, for ir > 1, the ratio of |E/HI = T/
is about 377 Q (1207r Q) in free space. This and the trends E and H follow as functions of
K (fixed r) and ir are useful conclusions for RFID and electromagnetic compatibility.
A.3.1 Small Antennas
For RF and antenna engineers, the far-field (r > 3A for electrically small antennas 1) is of
most interest. In this region, r >> 1, simplifying Eq. A.7 to
'The far-field condition ensures that the field is similar to that of a plane wave with the exception of
the 1/r term. The far-field condition for an electrically large antenna (D > A, where D is the maximum
dimension) is given by
2D2
r > 2(A.8)A
In general, an antenna is considered electrically small if its largest dimension is at or under A/10. Thus, the
condition r > 3A ensures that r is large enough to be considered far-field.
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jIslEo = rji sin Oe- .r
47rr
E, 0; EO = 0 (A.9)
(A. 10)
and from Eq. A.1, the magnetic field becomes
HO = , sin Oe--'47rr
H, = 0; HO = 0 (A.11)
A.3.2 Power Transmission
To compute the power flow density, or Poynting vector, we can take the cross product of the
electric and magnetic fields. For better physical insight we consider a single point charge
accelerating in a nonrelativistic point of reference. A fundamental consequence of Maxwell's
equations, an accelerated charge leads to electromagnetic radiation which travels through
space at the speed of light (c = 1/ I). Thus, applying an alternating current to a metal
structure will give rise to radiating fields. Choosing the geometry of this structure for efficient
and desirable radiation characteristics is the fundamental problem of antenna engineering.
Following the exposition given in [65], we derive the electric field from an infinitesimal
Hertzian dipole. The magnetic field can be obtained readily, as the quantity E x B is in
the direction of propagation of the wave. Eq. A.12 expresses the electric field as given
from an accelerating charge along the positive z-axis. The acceleration is the perpendicular
component to the direction of viewing. That is, maximum radiation is detected in the x-y
plane.
E(r, t) - qa(t') sin 0 (A.12)
47Erc2
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If we imagine a small element of current on the z-axis, we find it is related to the product
of charge and acceleration above simply as:
1(t')Al = qa(t') (A.13)
In the far-field, the Poynting vector is in the direction of propagation, perpendicular to E
and B. Therefore, we can apply the Larmor formula to calculate the total power radiated:
q2a2 (t')P(t) = 3 (A.14)
67rec 3
Upon solving for a(t') from Eq. A.13 and plugging in (assuming a form I =Iejwt'), Eq.
A.14 becomes:
l(t')2 A 2  (WAg) 2 1 sin2 Wt'(P (t) = -E0 = 7~c (A. 15)
67reoc36irgoca
Taking the time average and rearranging, noting that , = 2 yields:
C
Radiation Resistance
112 F Al 21 10
Pavg(t) 2= - 07r 2 = 2 IRrad (A. 16)
Eq. A.16 provides an interesting insight. The radiated power can be viewed as being directly
proportional to the square of the input current by the parameter Rrad, the radiation resis-
tance. It represents how much radiation can be dissipated (or "lost") into space for a given
input current. This quantity is an essential link between the properties of an antenna as a
circuit element and a radiating element. One sees that if the length is much smaller than a
wavelength, the radiation resistance is very small. This fundamental insight means electri-
cally small antennas are necessarily inefficient radiators and is driver for seeking geometries
that maximize physical length within a fixed area.
Other important antenna parameters include the gain and the directivity. Directivity in
a given direction is defined as:
D = 47r P(' (A.17)
Ptotal
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where Ptotal is the total integral over a sphere of the power per solid angle:
Ptotai = 47P(O, #) dQ
Gain is defined as the product of directivity and an efficiency factor. Thus the maximum
possible gain is equal to the directivity:
G = ,eff -D (A.19)
A.3.3 Circuit Model for Antennas
The function of the antenna is to transition radio waves from electromagnetic media to
voltage/current on a transmission line. Adopting this definition allows us to model the
antenna, using lumped elements, as a load to a transmission line. Such a model is shown in
Fig. A-2 [66]. Here Rrad models the power radiated away in a transmitted wave as described
RiOSS Rrad
j X
Figure A-2: Equivalent circuit model for an antenna. Riss captures the power dissipated as
heat, jX represents the reactive component, and the radiation resistance, Rrad, captures the
effectiveness of the antenna and power transmitted into space.
in the previous section, Rioss models the power loss to heat in the antenna conductors, and
jX models the energy stored in the antenna's near field (i.e., capacitor or inductor).
Since what we desire is to maximize the amount useful radiated power and minimize the
power loss to heat dissipation, the antenna radiation efficiency is defined as
Pt9
ri
Rrad
Rrad + Rloss
(A.20)
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(A.18)
From the matching point of view, we need to match Rrad with the impedance of the line and,
ideally, Rloss = 0. The matching efficiency can be defined as
TrM -m _ I 2 (A.21)
PS
where Ps is the source power and F is given by
ZA- Zo
F = . (A.22)
ZA + Zo
In Eq. A.22 ZA is the antenna impedance and ZO is the characteristic impedance of the
transmission line. Multiplying these two expressions gives some idea of the total efficiency
which is defined as the power radiated into space divided by the power output by source:
Pt
7tot - = /m r
- (1 - |F|2) Rrad (A.23)
Rrad + Rloss
For simplicity, consider the case where both ZA and ZO are purely real, and assume ZA =
Rrad + Rloss. With this simplification, a plot of Eq. A.23 is shown in Fig. A-3 for different
values of the characteristic impedance. The plot shows efficiency versus a sweep of radiation
resistance. We can see from this figure that matching efficiency is essential for efficient power
transfer. The ideal radiation resistance for maximum efficiency is only slightly higher than
the characteristic impedance of the the transmission line.
Finally, an alternative parameter to characterize antenna radiation efficiency is the quality
factor, Q, defined as
XQ = X(A.24)Rrad + Rloss
Poor efficiency results from low radiation resistance and high Q. The role of Q is discussed
further in Section A.5
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Figure A-3: Antenna efficiency (r/tot = t) as a function of radiation resistance for several
values of characteristic impedance Z,. For simplicity, ZA and Z, are assumed real.
A.3.4 Matching Networks
As discussed in Section A.3.3, we can view an antenna as a reactance in series with a
resistor. For maximum power transfer, the impedance of this structure should be equal
to the complex conjugate of the load. However, a perfect match can only occur at one
frequency. To tolerate environmental changes, we would like to maintain a match over a
range of bandwidths [671. What is the maximum bandwidth achievable? An analysis of this
problem is provided in [65,67]. The Bode-Fano criterion can be written as:
f In do < " (A.25)Jo" F(w) I QL
145
We assume narrowband operation where QL is almost constant over the bandwidth of in-
terest, a reasonable assumption. Eq. A.25 expresses the fundamental gain-bandwidth-like
constraint of the antenna-matching problem. For a given load, if a "high gain" matching
network is desired (one that realizes a very low F), it can only be realized over a narrow
bandwidth.
A.4 Prototype Measurement Results
A.4.1 PCB Loop Antenna
Fig. A-4 shows a loop antenna used to benchmark measurements against basic fractal
patterns. The size is 20 mm on a side, and the thickness of the wire is 0.3 mm. The board is
FR4, and the antenna is built on a layer embedded in the board for improved matching to a 50
Q source. The radiation pattern of this structure at 2.4 GHz, in roughly the same orientation
Figure A-4: Simple PCB loop antenna used for benchmarking.
as the image above is shown in Fig. A-5. A comparison of simulated and measured S11 are
shown in Fig. A-6. The S1 reflection coefficient is used to characterize a match with a 50 Q
source. We observe that the loop antenna matches well at approximately 2.55 GHz, and that
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90
Figure A-5: Simulated far-field radiation pattern of PCB loop antenna of Fig. A-4 at 2.4
GHz.
the overall measured S11 is right-shifted by approximately 100 MHz. Keeping in mind that
an integrated chip (load) would appear as a small resistor in series with some capacitance
this antenna will require a matching network.
In order to measure input impedance, the reflection coefficient was measured with both
magnitude and phase components. Shown in Fig. A-8 is a measurement of S11 in the complex
plane. The antenna was simulated with the through-holes on the PCB board. The effect of
the SMA connector was not included. Additional parasitics were also omitted. The network
analyzer was set to zero electrical delay because the SMA fixture was approximately the
length of the calibration connector, which is the default calibration plane. The reflection
coefficient directly relates to the input antenna impedance as shown in Fig. A-9 and Fig.
A-10.
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S1 1 vs. Frequency for the 20mm Square Loop Prototype Antenna
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Figure A-6: PCB loop antenna simulation versus measurement of reflection coefficient (S11)
magnitude. S1 , is used to characterize a match with a 50 Q source.
A.4.2 Load Input Impedance
A setup for measuring the input impedance of a 5-stage, four-transistor synchronous rectifier
test chip discussed in Chapter 5 is shown in Fig. A-11. An electrical delay of approximately
-200 ps was used to subtract the length of the SMA cable from the calibration plane. In this
case, the SMA connector is not as long as the antenna fixture-SMA connector to justify 0 ps
electrical delay as used before. It should be noted that these measurements are approximate
because of the 1 cm distance between chip and SMA connector. This could be de-embeded
using simulation-based techniques as in [4]. This is particularly important when a load chip
is directly connected to an antenna.
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311 vs. Frequencyforthe 20mm Square Loop Prototype Antenna
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Figure A-7: PCB loop antenna simulation versus measurement of reflection coefficient (SuI)
magnitude including PCB-via effects
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Figure A-8: The complex plane Su1 plot over a 2-3 GHz sweep used to measure the input
impedance.
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Figure A-9: PCB loop input resistance versus frequency.
151
R eactance vs. Fre quency
2.4 2.5
FrequencyGHz)
Figure A-10: PCB loop reactance versus frequency.
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Figure A-11: Chip test-board and impedance measurement set-up. The SMA connector is
located approximately 1 cm away from the chip input to minimize PCB trace parasitics.
The measurement is calibrated to account for the length of the SMA cable. Additional
de-embedding techniques are discussed in [4].
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A.5 Fractal Antennas
A fractal consists of a geometric shape possessing the property of self-similarity. In other
words, zooming at any level reproduces the geometry of the whole shape. The implication
is that the perimeter of such a shape is theoretically infinite. The self-similarity property
of fractal antennas allow for the compact design of multiband or wideband antennas. To
gain physical insight, consider optical frequencies where the angular resolving power of a
lens or mirror system increases with the size of the aperture. Apertures much smaller than
a wavelength necessarily have poor resolving power. The analogy is directly applicable to
microwave antennas, and a limit for the maximum gain exists for a given antenna size. Thus,
the problem of antenna scaling is an engineering trade-off between gain and size, and benefits
fractal geometries may offer cannot surmount natural limits.
The benefits of fractal geometry as applied to loop and wire-type antennas are based on
the observation that one can lengthen an antenna without increasing its overall dimensions.
This could be useful in applications where the available space is limited, such as in bio-
implants. After several iterations, small kinks and turns characteristic of fractal geometries
are very small compared with the wavelength, and thus do not affect the antenna resonant
frequency and performance. However, since extending beyond three iterations is impractical,
these antennas have been shown to have similar characteristics with meander lines.
A nice feature about fractal geometries is that, albeit complex, they can be analytically
described. A set of simple rules when applied iteratively can lead to complicated shapes.
Since computational tools have proven to be extremely useful for electromagnetic simulations,
the fractal definition would be interesting for optimization work. For example, we could
modify a simple generator function with only a few lines of code to create many different
geometries [5].
Fractal antennas' predecessor, the log-periodic antenna, has been around since the 1950s.
The log-periodic antenna is similar in configuration to the Yagi-Uda antenna, but the log-
periodic antenna offers a wider bandwidth due to its self-similarity attribute. Fig. A-12
show a patch and dipole renditions of Koch-based fractal antennas.
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(a) Fractal patch antenna obtained by replacing (b) Various iterations of a
each side of an equilateral triangle by a Koch curve Koch curve. Each addi-
iteratively [68]. tional iteration physically
increases the length of the
curve.
Figure A-12: Patch-based and dipole Koch-based fractal antennas geometries.
A fundamental limitation of antenna design is the resulting inefficiency in the small
antenna limit (i.e., when the antenna is several times smaller than the operating wavelength).
As discussed in Section A.3.3, this translates to a decrease in radiation resistance and an
increase in reactive energy storage in the near-field region. These physical phenomena make
small antennas difficult to match all the while displaying high Q [5]. In 1948, Chu's research
at M.I.T. and expression of radiated fields in spherical modes yielded a lower bound for the
achievable Q [69] expressed as
1 1
min(Q) = a+ (A.26)
kaa3 ka
where a = A/27 and relates to the smallest antenna that fits within a sphere of radius a,
and k is the wave number. Eq. A.26 is a theoretical fundamental limit, but in practice,
Q = 1.5 - Qmin is among the lowest reported.
Much of the appeal for turning to fractal geometries is that numerical and experimental
data suggest that as the number of iterations increase (i.e., the shape approaches an ideal
fractal), the Q of the antenna approaches the fundamental limit established by Chu. It
is easy to see that for the Koch curve in Fig. A-12(a), the physical perimeter increases
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Koch1
geometrically as follows [68]
lk = 3a - () (A.27)
since the physical length of each side (Fig. A-12(b)) increases as (4 / 3 )k at each iteration. In
[68], a 44% decrease in area is achieved for the Koch patch compared to the smallest circular
patch that circumscribes it 2. That is, with each iteration the Koch patch fundamental mode
resonance is at longer wavelengths than the equivalent Euclidean patches. The reduction
in resonant frequency may be attributed to the longer distance the electrical current must
propagate through. This property suggests resonance below the small antenna limit for
fractal antennas.
A limit to the gains afforded by Eq. A.27 does exist. This can be seen from Fig. A-13.
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Figure A-13: Experimentally, [5] finds that a limit to the electrical length of a fractal exists
and poses a limit to the marginal gains after a few iterations.
2The drawback is a degradation in Q by 17%. Clearly, a trade-off between bandwidth and area will exist
for a particular application
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A.6 Comparison Between Geometries
The previous sections discussed the tradeoffs between bandwidth, center frequency, and
physical geometry. Section A.3.2 showed that the radiation resistance presents a fundamental
limit on power transmission due to the physical length of a geometry. Section A.5 showed
that it is possible to obtain additional gains physical length within an area budget in order to
increase the equivalent electrical length of an antenna. In this section we provide comparisons
between two common geometries and two fractal shapes. For ease of comparison, we restrict
the dimensions to 6-9 mm per side for each of the geometries.
A.6.1 Loop and patch antenna examples
Loops are a simple and versatile wire-type antenna. Fig. A-14 shows a 6 mm x 6 mm square
loop. For an electrically small loop, the voltage is small and the current is large. This
6mm
I I
6mm
Figure A-14: Small loop antenna for comparison against fractal geometry in Section A.6.2.
results in a small input impedance. Generally, speaking loops are low profile and present a
well-controlled radiation' pattern [70]. The first resonance for the loop of diameter D is given
approximately as
fo = 0.98c (A.28)27rD
158
For the loop of Fig. A-14 this yields f, = 7.8 GHz, lying comfortably in the small antenna
regime (C = 7rD < A). Fig. A-15 shows the S11 plot for the loop antenna of Fig. A-14.
The performance would not be adequate for many applications where higher efficiency is
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Figure A-15: Simulated S11 for small loop antenna of Fig. A-14. The poor radiation efficiency
would not be adequate for many applications.
necessary, and a resonance better than -20 dB at a standard FCC frequency is desirable.
For purposes of comparison, Fig. A-16 shows a 6 mm x 6 mm patch (microstrip) antenna.
A patch antenna consists of a metal patch on a substrate on a ground plane. This type
of antenna is low-profile, simple and cheap to manufacture using modern printed-circuit
technology. It is versatile in terms of resonant frequency, input impedance, radiation pattern,
and polarization. However, as can be seen from the corresponding Si plot shown in Fig.
A-17, the major disadvantages of this type of antenna includes low efficiency (conducting,
dielectric and surface wave losses), low power-handling capability, and relatively narrow
bandwidth [70]. Despite the shortcomings, patch antennas are the most popular type of
printed antenna for their simplicity and robustness. The radiation impedance of a patch at
the edge can be approximated as
e2 L2
Zrad r 90 r L)Q (A.29)
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W=6mm
Figure A-16: Small patch antenna for comparison against fractal geometry in Section A.6.2.
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Figure A-17: Simulated S11 for small patch antenna of Fig. A-16. The patch has worse
radiation efficiency but exhibits resonance of a larger structure resulting from fringing effects.
Interestingly, because of fringing effects the patch antenna behaves like a larger structure
electrically. This affords the patch structure a slightly lower resonant frequency than its loop
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counterpart, which can be given as follows [70]
fo = (A.30)2 Leff 6eff e/ 6 0M0
Leff is the effective length of the patch and eff is the effective (relative) permittivity and
given as follows
er +1 __r__-1_
Eef f = r+ + E,(A.31)2 2/1 +12d/W
where d is the thickness of the substrate. Larger d/W ratios yield higher bandwidth but at
the expense of higher resonant frequency.
A.6.2 Fractal pattern examples
In this section we investigate the effects of fractal patterns for the same physical dimensions
presented in Section A.6.1. Fig. A-18 is k = 2 fractal pattern on each side of the loop antenna
of Fig. A-14 where the repeated shape is a square. The fractal shape is drawn within the
containing box of 6 mm x 6 mm. Fig. A-19 plots the S1 1 and shows a narrowband resonance
at 2.4 GHz. According to Eq. A.27, the resulting physical length increases by (3 D4k) -
2.65 - D. There is no simple mathematical expression for the radiated field from the fractal
shape shown, and computer simulations are really the best choice if a 3D radiation pattern is
desired. Compared to the simple loop, we can make a few observations. First, the bandwidth
achieved by the fractal pattern versus the loop antenna, which clearly demonstrates the Bode-
Fano tradeoff between gain and bandwidth. Second, the first resonance of the fractal shape
occurs at 2.4 GHz compared to 4.4 GHz, or a frequency that is 2.3x lower than the first
resonance of the loop. This is approximately consistent with the increased physical length.
In practice, the asymptotic limit for the electrical length shown Fig. A-13 would dominate.
However, the existence of such an asymptotic limit does not have a formal proof and even
numerical or empirical determination is difficult. The exponential growth of the number of
segments as the fractal iteration increases leads to a numerical problem for a even relatively
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small number of iterations. Moreover, manufacturing limitations pose limitations to the
realizable number of iterations.
6mm
6 mm
Figure A-18: A k = 2 fractal loop pattern with the same dimensions as Fig.
fractal pattern increases the physical length by 2.65x.
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Figure A-19: Simulated S11 for fractal pattern of Fig. A-18. Compared to the simple loop
geometry, the fractal pattern exhibits better radiation efficiency at a lower resonance that is
consistent with an increased physical length.
A final observation can be made by studying Fig. A-20 and the corresponding multi-
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bandedness plotted in Fig. A-21. We can see that the fractal pattern of Fig. A-20 is
identical to Fig. A-18 except that the shape is inside-out. Hence, the footprint of the inside-
out fractal pattern is larger, but more interestingly we observe four resonance frequencies.
This is characteristic of fractal patterns and can be understood by modeling the geometry as
an ideal distributed network with complex fringing effects governing the dynamics between
the fractal features. This has the effect of making fractal patterns higher order than their
loop or patch counterpart. The effect of high-order localized modes in fractal boundaries
is described by the physics of disordered materials and a study of the effects on current
distribution due to added irregularity is discussed in [68]. It is shown that the current is
highly localized in more regions, which has the effect of improving directivity.
8.3mm
I I
9.2mm
Figure A-20: Variation of fractal pattern of Fig. A-18 where the pattern is made on the
outer perimeter.
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Figure A-21: Simulated S11 for inside-out fractal pattern of Fig. A-20. This pattern exhibits
four resonance frequencies, which is characteristic of fractal antennas due to high-order
localized modes in fractal boundaries.
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A.7 Summary
In this Appendix chapter we provided basic relations for antenna design. We provided a
simple circuit model for representing antennas for purposes of designing a matching network
and presented the tradeoffs between bandwidth, gain, and efficiency, and how the physical
geometry presents fundamental limits to the smallest antenna size. We saw that simulta-
neously obtaining high efficiency and good matching is difficult because of the additional
real-estate required for a distributed matching network. The Bode-Fano criterion provides
the fundamental gain-bandwidth constraint of the antenna-matching problem. The fun-
damental principle of self-similarity was introduced that gave rise to the study of fractal
antenna patterns. We observed that we can exploit geometric properties of fractals to design
and develop a PCB prototype fractal antenna to demonstrate size reductions as compared
to Euclidean geometries. The self-similarity property of fractal antennas allow for the com-
pact design of multi-band or wide-band antennas as was demonstrated with the design and
performance of two fractal antenna patterns presented. We have shown that the benefits of
fractal geometries are based on the observation that one can lengthen an antenna without
increasing its overall encompassing areas. This could be useful in many applications such as
bio-implants.
165
166
Bibliography
[1] J. Schindall, "The charge of the ultra - capacitors," IEEE Spectrum, Nov. 2007.
[2] NESSCAP. (2008) Nesscap ultracapacitor technical guide. [Online]. Available:
http: //www.nesscap.com/
[3] R. M. Hoque and S. S. Ang, "A cmos under-voltage lockout circuit," in Proc. of WCECS,
Oct. 2008.
[4] S. Mandal and R. Sarpeshkar, "Low-power cmos rectifier design for rfid applications,"
Circuits and Systems I, IEEE Trans. on, 2007.
[5] C. P. Baliarda, J. Romeu, and A. Cardama, "The koch monopole: a small fractal
antenna," Antennas and Propagation, IEEE Transactions on, vol. 48; 48, no. 11, pp.
1773-1781, 2000, iD: 1.
[6] X. Fang, N. Kutkut, J. Shen, and I. Batarseh, "Ultracapacitor shift topologies with high
energy utilization and low voltage ripple," in Telecommunications Energy Conference
(INTELEC), 32nd International, june 2010, pp. 1 -7.
[7] Medsmart. [Online]. Available: http://www.alignmap.com/noncompliance-fact-fiction/
costs.com
[8] Thomson and Reuters. (2009) Medication non-compliance estimated to result in more
than 300,000 deaths each year. [Online]. Available: http://www.reuters.com.
[9] S. R. IX, "The forgetful patient: The high cost of improper patient compliance," 1987.
167
[10] "A study of long-term care in oregon with emphasis on the elderly," Oregon Department
of Human Resources, March, 1981.
[11] Medsmart. [Online]. Available: http://www.healthyagingsolutions.com
[12] Y.-H. Lin, 1-C. Jan, P.-I. Ko, Y.-Y. Chen, J.-M. Wong, and G.-J. Jan, "A wireless pda-
based physiological monitoring system for patient transport," Information Technology
in Biomedicine, IEEE Transactions on, vol. 8, no. 4, pp. 439-447, Dec. 2004.
[13] E. Van Someren, B. Vonk, W. Thijssen, J. Speelman, P. Schuurman, M. Mirmiran, and
D. Swaab, "A new actigraph for long-term registration of the duration and intensity of
tremor and movement," Biomedical Engineering, IEEE Transactions on, vol. 45, no. 3,
pp. 386-395, March 1998.
[14] M. Ahmadi and G. Jullien, "A wireless-implantable microsystem for continuous blood
glucose monitoring," Biomedical Circuits and Systems, IEEE Transactions on, vol. 3,
no. 3, pp. 169-180, June 2009.
[15] J. Bohorquez, A. Chandrakasan, and J. Dawson, "A 350 mu w cmos msk transmitter
and 400 muw ook super-regenerative receiver for medical implant communications,"
Solid-State Circuits, IEEE Journal of, vol. 44, no. 4, pp. 1248-1259, April 2009.
[16] M. Roham, D. Daberkow, E. Ramsson, D. Covey, S. Pakdeeronachit, P. Garris, and
P. Mohseni, "A wireless ic for wide-range neurochemical monitoring using amperometry
and fast-scan cyclic voltammetry," Biomedical Circuits and Systems, IEEE Transactions
on, vol. 2, no. 1, pp. 3-9, March 2008.
[17] L. Wong, S. Hossain, A. Ta, J. Edvinsson, D. Rivas, and H. Naas, "A very low-power
cmos mixed-signal ic for implantable pacemaker applications," Solid-State Circuits,
IEEE Journal of, vol. 39, no. 12, pp. 2446-2456, Dec. 2004.
[18] S. Mandal and R. Sarpeshkar, "Power-efficient impedance-modulation wireless data
links for biomedical implants," Biomedical Circuits and Systems, IEEE Transactions
on, vol. 2, no. 4, pp. 301-315, Dec. 2008.
168
[19] S. O'Driscoll, A. Poon, and T. Meng, "A mm-sized implantable power receiver with
adaptive link compensation," in Solid-State Circuits Conference - Digest of Technical
Papers, 2009. ISSCC 2009. IEEE International, Feb. 2009, pp. 294-295,295a.
[20] N. Lajnef, N. Elvin, and S. Chakrabartty, "A piezo-powered floating-gate sensor array
for long-term fatigue monitoring in biomechanical implants," Biomedical Circuits and
Systems, IEEE Transactions on, vol. 2, no. 3, pp. 164-172, Sept. 2008.
[21] S. Meninger, T. Mur-Miranda, R. Amirtharajah, A. Chandrakasan, and J. Lang,
"Vibration-to-electric energy conversion," in Low Power Electronics and Design, 1999.
Proceedings. 1999 International Symposium on, 1999, pp. 48-53.
[22] R. Amirtharajah, J. Wenck, J. Collier, J. Siebert, and B. Zhou, "Circuits for en-
ergy harvesting sensor signal processing," in Design Automation Conference, 2006 43rd
ACM/IEEE, 0-0 2006, pp. 639-644.
[23] X. Cao and Y.-K. Lee, "Design and fabrication of mini vibration power generator sys-
tem for micro sensor networks," in Information Acquisition, 2006 IEEE International
Conference on, Aug. 2006, pp. 91-95.
[24] U. Bartsch, A. Trautmann, P. Ruther, J. Gaspar, and 0. Paul, "Electrostatic trans-
ducers for micro energy harvesting based on soi technology," in Solid-State Sensors,
Actuators and Microsystems Conference, 2007. TRANSDUCERS 2007. International,
June 2007, pp. 141-144.
[25] A. Poon, S. O'Driscoll, and T. Meng, "Optimal frequency for wireless power transmis-
sion into dispersive tissue," Antennas and Propagation, IEEE Transactions on, vol. 58,
no. 5, pp. 1739 -1750, may 2010.
[26] D. Pimentel and P. Musilek, "Power management with energy harvesting devices," in
Electrical and Computer Engineering (CCECE), 2010 23rd Canadian Conference on,
may 2010.
169
[27] V. Karam, P. H. R. Popplewell, A. Shamim, J. Rogers, and C. Plett, "A 6.3 GHz
BFSK Transmitter with On-Chip Antenna for Self-Powered Medical Sensor Applica-
tions," RFIC 2007.
[28] V. L. Pushparaj, M. M. Shaijumon, A. Kumar, S. Murugesan, L. Ci, R. Vajtai, R. J.
Linhardt, 0. Nalamasu, and P. M. Ajayan, "Flexible energy storage devices based on
nanocomposite paper," PNAS, pp. 0 706 508 104+, August 2007. [Online]. Available:
http://dx.doi.org/10.1073/pnas.0706508104
[29] M. Marei, S. Samborsky, S. Lambert, and M. Salama, "On the characterization of
ultracapacitor banks used for hevs," in Vehicle Power and Propulsion Conference, 2006.
VPPC '06. IEEE, Sept. 2006, pp. 1-6.
[30] R. Spyker and R. Nelms, "Evaluation of double layer capacitor technologies for high
power and high energy storage applications," in Industrial Electronics, Control and
Instrumentation, 1997. IECON 97. 23rd International Conference on, vol. 3, Nov 1997,
pp. 1086-1091 vol.3.
[31] Y. Yao, D. Zhang, and D. Xu, "A study of supercapacitor parameters and characteri
stics," in Power System Technology, 2006. PowerCon 2006. International Conference
on, Oct. 2006, pp. 1-4.
[32] M. Seeman, V. Ng, H.-P. Le, M. John, E. Alon, and S. Sanders, "A comparative analysis
of switched-capacitor and inductor-based dc-dc conversion technologies," in Control and
Modeling for Power Electronics (COMPEL), 2010 IEEE 12th Workshop on, june 2010,
pp. 1 -7.
[33] M. Wieckowski, G. K. Chen, M. Seok, D. Blaauw, and D. Sylvester, "A hybrid dc-dc
converter for sub-microwatt sub-1v implantable applications," in VLSI Circuits, 2009
Symposium on, june 2009, pp. 166 -167.
[34] E. Carlson, K. Strunz, and B. Otis, "20mv input boost converter for thermoelectric
energy harvesting," in VLSI Circuits, 2009 Symposium on, june 2009, pp. 162 -163.
170
[35] M. Seeman, S. Sanders, and J. Rabaey, "An ultra-low-power power management ic for
energy-scavenged wireless sensor nodes," in Power Electronics Specialists Conference,
2008. PESC 2008. IEEE, june 2008, pp. 925 -931.
[36] , "An ultra-low-power power management ic for energy-scavenged wireless sensor
nodes," in Power Electronics Specialists Conference, 2008. PESC 2008. IEEE, june
2008, pp. 925 -931.
[37] R. Erickson, "Dc-dc power converters," in Wiley Encyclopedia of Electrical and Elctron-
ics Engineering., vol. 5, 1999, pp. 53-63.
[38] J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, "A 4 mu;a-quiescent-current dual-mode
buck converter ic for cellular phone applications," in Solid-State Circuits Conference,
2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, 2004, pp. 280 -528
Vol.1.
[39] P. Hazucha, G. Schrom, J. Hahn, B. Bloechel, P. Hack, G. Dermer, S. Narendra,
D. Gardner, T. Karnik, V. De, and S. Borkar, "A 233-mhz 80-87 percent efficient
four-phase dc-dc converter utilizing air-core inductors on package," Solid-State Circuits,
IEEE Journal of, vol. 40, no. 4, pp. 838 - 845, april 2005.
[40] D. Perreault, J. Hu, J. Rivas, Y. Han, 0. Leitermann, R. Pilawa-Podgurski, A. Sagneri,
and C. Sullivan, "Opportunities and challenges in very high frequency power conver-
sion," in Applied Power Electronics Conference and Exposition, 2009. APEC 2009.
Twenty-Fourth Annual IEEE, feb. 2009, pp. 1 -14.
[41] C. Tse, S. Wong, and M. Chow, "On lossless switched-capacitor power converters,"
Power Electronics, IEEE Transactions on, vol. 10, no. 3, pp. 286 -291, may 1995.
[42] M. Seeman and S. Sanders, "Analysis and optimization of switched-capacitor dc-dc
converters," in Computers in Power Electronics, 2006. COMPEL '06. IEEE Workshops
on, 2006, pp. 216 -224.
171
[43] Y. Ramadass and A. Chandrakasan, "Voltage scalable switched capacitor dc-dc con-
verter for ultra-low-power on-chip applications," in Power Electronics Specialists Con-
ference, 2007. PESC 2007. IEEE, 2007, pp. 2353 -2359.
[44] M. Makowski and D. Maksimovic, "Performance limits of switched-capacitor dc-dc con-
verters," in Power Electronics Specialists Conference, 1995. PESC '95 Record., 26th
Annual IEEE, vol. 2, Jun. 1995, pp. 1215 -1221 vol.2.
[45] R. Pilawa-Podgurski and D. Perreault, "Merged two-stage power converter with soft
charging switched-capacitor stage in 180 nm cmos," in ESSCIRC (ESSCIRC), 2011
Proceedings of the, sept. 2011, pp. 479 -482.
[46] Y. Ramadass, "Energy processing circuits for low-power applications," in Ph.D Thesis.
MIT, 2009.
[47] W. Sanchez, C. Sodini, and J. Dawson, "An energy management ic for bio-implants
using ultracapacitors for energy storage," in VLSI Circuits (VLSIC), 2010 IEEE Sym-
posium on, 2010, pp. 63 -64.
[48] E. Dowgiallo and J. Hardin, "Perspective on ultracapacitors for electric vehicles," in
Battery Conference on Applications and Advances, 1995., Proceedings of the Tenth An-
nual, Jan 1995, pp. 153-157.
[49] A. Belousov, "Single capacitor powers audio mixer," EDN, March 1997. [Online].
Available: http://www.edn.com
[50] E. Cegnar, H. Hess, and B. Johnson, "A purely ultracapacitor energy storage system
hybrid electric vehicles utilizing a based dc-dc boost converter," in Applied Power Elec-
tronics Conference and Exposition, 2004. APEC '04. Nineteenth Annual IEEE, vol. 2,
2004, pp. 1160-1164 vol.2.
[51] D. Cheng and M. Wismer, "Active control of power sharing in a battery/ultracapacitor
hybrid source," in Industrial Electronics and Applications, 2007. ICIEA 2007. 2nd IEEE
Conference on, May 2007, pp. 2913-2918.
172
[52] M. Kazimierczuk and R. Cravens, "Application of super capacitors for voltage regulation
in aircraft distributed power systems," in Power Electronics Specialists Conference,
1996. PESC '96 Record., 27th Annual IEEE, vol. 1, Jun 1996, pp. 835-841 vol.1.
[53] F. Gozzini, G. Ferrari, and M. Sampietro, "Linear transconductor with rail-to-rail input
swing for very large time constant applications," Electronics Letters, 2006.
[54] R.-M. Weng, X.-R. Hsu, and Y.-F. Kuo, "A 1.8- v high-precision compensated cmos
bandgap reference," in Electron Devices and Solid-State Circuits, 2005 IEEE Conference
on, dec. 2005, pp. 271 -273.
[55] P. Favrat, P. Deval, and M. Declercq, "A high-efficiency cmos voltage doubler," Solid-
State Circuits, IEEE Journal of, vol. 33, no. 3, pp. 410-416, Mar 1998.
[56] M. Wieckowski, G. K. Chen, M. Seok, D. Blaauw, D. Sylvester, and A. Arbor, "A
Hybrid DC-DC Converter for Sub-Microwatt Sub-1V Implantable Applications," VLSI
Symposium 2009.
[57] S. Ben-Yaakov and A. Kushnerov, "Algebraic foundation of self adjusting switched
capacitors converters," in Energy Conversion Congress and Exposition, 2009. ECCE
2009. IEEE, 2009, pp. 1582 -1589.
[58] M. Seeman, "A design methodology for switched-capacitor dc-de converters," in Ph.D
Thesis. U.C. Berkeley, 2009.
[59] P. Lin and L. Chua, "Topological generation and analysis of voltage multiplier circuits,"
Circuits and Systems, IEEE Transactions on, vol. 24, no. 10, pp. 517 - 530, oct 1977.
[60] J. Dickson, "On-chip high-voltage generation in mnos integrated circuits using an im-
proved voltage multiplier technique," Solid-State Circuits, IEEE Journal of, vol. 11,
no. 3, pp. 374 - 378, jun 1976.
[61] Y. Lee and Y. Cheng, "A 580 khz switching regulator using on-off control," Electronic
and Radio Engineers, Journal of the Institution of, vol. 57, no. 5, pp. 221 -226, 1987.
173
[62] J. Rivas, D. Jackson, 0. Leitermann, A. Sagneri, Y. Han, and D. Perreault, "Design
considerations for very high frequency dc-dc converters," in Power Electronics Specialists
Conference, 2006. PESC '06. 37th IEEE, 2006, pp. 1 -11.
[63] R.-Y. Kim, J.-S. Lai, B. York, and A. Koran, "Analysis and design of maximum power
point tracking scheme for thermoelectric battery energy storage system," Industrial
Electronics, IEEE Transactions on, vol. 56, no. 9, pp. 3709 -3716, sept. 2009.
[64] R.-Y. Kim and J.-S. Lai, "A seamless mode transfer maximum power point tracking
controller for thermoelectric generator applications," Power Electronics, IEEE Trans-
actions on, vol. 23, no. 5, pp. 2310 -2318, sept. 2008.
[65] G. Bekefi and A. H. Barrett, Electromagnetic Vibrations, Waves, and Radiation. MIT
Press, 1977.
[66] D. B. Miron, Small antenna design by Douglas B. Miron, ser. Communications
engineering series. Burlington, MA: Newnes/Elsevier, 2006, 019: 1 40037609; : ill.
; 24 cm. + 1 CD-ROM (4 3/4 in.; Includes bibliographical references and index.
[Online]. Available: http://www.loc.gov/catdir/toc/ecip064/2005033797.html
[67] R. Sarpeshkar, Ultra Low Power Bioelectronics. Cambridge University Press, 2010.
[68] C. Borja and J. Romeu, "On the behavior of koch island fractal boundary microstrip
patch antenna," Antennas and Propagation, IEEE Transactions on, vol. 51, no. 6, pp.
1281-1291, 2003, iD: 1.
[69] L. J. Chu, "Physical limitations of omni-directional antennas," Journal of
Applied Physics, vol. 19, no. 12, pp. 1163-1175, 1948. [Online]. Available:
http://link.aip.org/link/?JAP/19/1163/1
[70] Y. Huang and K. Boyle, Antennas : from theory to practice. Chichester, UK: John
Wiley and Sons Ltd., 2008, iD: 214285896.
174
